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ABSTRACT
MANAGING LITHOGRAPHIC VARIATIONS IN
DESIGN, RELIABILITY & TEST USING STATISTICAL
TECHNIQUES
FEBRUARY 2011
ASWIN SREEDHAR
B.E., ANNA UNIVERSITY
M.S. E.C.E, UNIVERSITY OF MASSACHUSETTS AMHERST
Ph.D., UNIVERSITY OF MASSACHUSETTS AMHERST
Directed by: Professor Sandip Kundu
Much of today's high performance computing engines and hand-held mobile de-
vices are products of aggressive CMOS scaling. Technology scaling in semiconductor
industry is mainly driven by corresponding improvements in optical lithography tech-
nology. Photolithography, the art used to create patterns on the wafer is the heart
of the semiconductor manufacturing process. Lately, improvements in optical tech-
nology have been dicult and slow. The transition to deep ultra-violet (DUV) light
source (193nm) required changes in lens materials, mask blanks, light source and
photoresist. It took more than ten years to develop a stable chemically amplied
resist (CAR) for DUV. Consequently, as the industry moves towards manufacturing
end-of-the-roadmap CMOS devices, lithography is still based on 193nm light source
to print critical dimensions of conman, 32nm and likely 22nm.
Sub-wavelength lithography creates a number of printability issues. The printed
patterns are highly sensitive to topographic changes due to metal planarization, over-
lay errors, focus and dose variations, random particle defects to name a few. Design
for Manufacturability (DFM) methodologies came into being to help analyze and mit-
vii
igate manufacturing impacts on the design. Although techniques such as Resolution
Enhancement Techniques (RET) which involve optical proximity correction (OPC),
phase shift masking (PSM), o-axis illumination (OAI) have been used to greatly
improve the printability and better the manufacturing process window, they have not
been able to perfectly compensate for these lithographic deciencies.
DFM methods were primarily devised to predict and correct systematic pattern-
ing problems that arise during manufacturing. Apart from systematic errors, random
manufacturing variations may occur during photolithography. This is where a sta-
tistical approach to modeling of error behavior and its impact on dierent design
parameters may prove to be eective. For example, by incorporating statistical anal-
ysis to parameter variation, an eective, non-conservative design can be obtained.
IC manufacturing yield is the foremost measure that determines the protability
of a given semiconductor manufacturing process. Early prediction of yield detractors
is an important step in the design process. Such predictions are based on models that
mimic the behavior of the underlying manufacturing process. Success of yield predic-
tion is based on quality of models. The models must capture all physical phenomena
and yet be ecient for computation. In this work, we present a lithography-based
yield model that is computationally practical for use in the design process. The work
also provides a methodology to perform statistical lithography rules check to identify
hot spots in the design that can contribute to yield loss. Yield recovery methods
aimed at minimally modifying the design ultimately produce more printable masks.
Apart from IC manufacturing yield, ICs today are vulnerable to various relia-
bility failures including electromigration (EM), negative bias temperature instability
(NBTI), hot carrier injection (HCI) and electro-static discharge (ESD). Though such
reliability issues have been examined since the beginning of CMOS, manufacturability
impacts have created a renewed interest in analyzing them. This dissertation work
introduces the concept of Design for reliable manufacturability (DFRM) to consider
viii
the eect of linewidth changes, gate oxide thickness variations and other manufactur-
ing artifacts. A novel Litho-aware EM calibration and analysis has bee shown in this
work. Results indicate that there is a signicant dierence in EM estimation when
litho-predicted layouts are considered during analysis.
DFM has always looked at linewidth and material thickness variation as detractors
to the design. However, the increase in such variations with technology scaling is
inevitable. Part of this dissertation aims at utilizing these uctuations to improve
manufacturing test quality. Test structures sprinkled all over the wafer encounter
varying process uctuations. This can be harnessed to predict the current lithographic
process corner which will later be used to choose the test pattern set that results in
maximum fault coverage.
In summary, the objective of this dissertation is to consider the impact of sub-
wavelength lithography on printability and the overall impact on circuit reliability
and manufacturing test development.
ix
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CHAPTER 1
INTRODUCTION
Complementary MOS (CMOS) has been the predominant technology used in cre-
ating integrated circuits (ICs) for the past few decades. Silicon is the semiconductor
material used to create these CMOS devices. The need for increased performance and
reduced power consumption has driven the IC industry to produce devices of smaller
sizes. This collective reduction in size is termed as scaling. Scaling transistors and
interconnects alike not only satises performance and power constraints, but also re-
duces overall design area, thus allowing more transistors to t in an IC. Today's ICs
contain upto 3 billion transistors. Increase in performance has been accomplished
by scaling transistor gate length and reduced interconnect distances between logic
blocks. Power reduction has been attained through such various modications as
dopant density, device intrinsic capacitance, source voltage reduction etc. Each of
these contribute to change in either dynamic or static power consumption. As the
need for faster computing systems and smaller hand-held devices keep increasing,
there is a constant requirement for scaling devices and interconnects.
Photolithography is the technique used to print devices structures and intercon-
nect features on silicon. Scaling of devices and interconnect features have been ac-
complished in manufacturing terms by shrinking the patterns to be printed on silicon.
As photo lithography is an optical process, there are limits to which it can be used
to project features onto the wafer. With aggressive scaling, feature size reduction has
reached a limit where photolithography has become a bottle neck. Photolithography
is the chief contributor to pattern delity problems and layout dependent defects that
are observed in designs today. Pattern delity issues aects yield and reliability of the
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design. With the level of yield and in-eld reliability required for high competitive
designs today, this is a grave concern.
Figure 1.1. Illumination light source progression across technology generations
Todays volume manufacturing process uses 193nm light source to print critical
dimensions of conman and 32nm (see Figure 1.1). This is the primary reason be-
hind pattern delity issues. Increasingly, design methodologies are becoming more
reliant on resolution enhancement techniques (RET) which involve optical proxim-
ity correction (OPC), phase shift masking (PSM), o-axis illumination (OAI) and
dual-patterning. Though RETs are being used extensively today to improve to the
printability and better the manufacturing process window, they do not perfectly com-
pensate for all lithographic deciencies [51]. As there is no promise of nding a lower
wavelength, are-free light source to print smaller features in the foreseeable future,
these problems are expected to continue to exist.
With this context in mind, an overview of lithography and the important param-
eters aecting today's design, reliability and test are explained below.
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1.1 Fundamentals of Optical Lithography
A simple optical lithography system is shown in Figure 1.2. The system consists of
an eective light source giving out light rays forming a coherent plane that illuminates
the opaque photomask. The objective of the lens system is to deliver light from the
coherent source with sucient energy, direction, phase and spatial characteristics
through the mask and onto the wafer as shown in Figure 1.2.
Figure 1.2. A simple lithography projection system
The mask used to print features on the wafer is made of silica glass with opaque
patterns of chrome imprinted on them. The mask is manufactured by the same pho-
tolithographic process. Opaque regions of the mask have zero transmittance and
hence reect the incident light. Non-opaque regions have maximum transmittance
and hence allow light to pass through them. For example in a binary mask (BIM),
patterns shaded dark have zero transmittance and the rest have maximum transmit-
tance of 1. The purpose of the projection system is to shrink the image and correctly
project all portions of the mask pattern onto the wafer. The lens creates a diraction
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pattern which resembles the mask pattern and projects it onto the image plane. The
image plane for the optical lithography system is a silicon wafer with a coat of light
sensitive material called photoresist on it. The next section explains the important
characteristics of an optical system used in lithography.
1.1.1 Optical System characteristics
The optical system characteristics decide how good the patterns will be printed
on the wafer. It is important to understand what these characteristics are and how
they aect the system.
1.1.1.1 Resolution
Resolution of the optical lithography system is dened as the smallest feature that
can be printed with acceptable quality and control. Since more number of devices can
be printed in a given wafer if the smallest feature size decreases, resolution plays an
important role in leading edge semiconductor manufacturing research. The resolution
R of lens system is given by the well known Rayleigh criterion [61],
R = k1

NA
(1.1)
Where k1 is the Rayleigh factor, a system dependent parameter;  is the wavelength
of light source and NA is the numerical aperture of the optical system. Equation
1.1 shows that the resolution of the optical system is directly proportional to the
wavelength of the light source used. This direct correlation has been the main enabler
in reduction of feature sizes. But for technology generations 180nm and below, the
wavelength of light source used has not scaled and hence the cause of all printability
related issues that we face today.
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1.1.1.2 Numerical Aperture (NA)
The largest diraction angle of light that can be captured by the lens and used for
image formation is dened as the numerical aperture of the lens system [29]. Clearly
dened, it is the sine of the maximum angle incident on the lens multiplied by the
refractive index of the medium.
NA = n sin  (1.2)
Since air is the medium in optical systems, the mathematical limit to numerical
aperture is 1. Due to many manufacturing problems in accuracy of lens systems,
the NA limit has not been achieved. But new inventions using water as a medium
has increased the NA above 1, as the refractive index of water is higher. Numerical
aperture will continue to play an important role as higher the NA, the better the
resolution of the system.
1.1.1.3 Depth-of-focus (DOF) & Exposure Dose
The depth of focus is the maximum vertical displacement of the image plane such
that image is printable within the resolution limit [38]. This is the total range of
focus that can be allowed to keep the resulting printed image on the wafer with the
manufacturing specications. The maximum vertical displacement can be given by,
DOF = k2

NA2
(1.3)
Since the focus tolerance is inversely dependent on square of the numerical aper-
ture, this puts a fundamental limit on very high NA processes.
Exposure dose is the strength of the light source used in the lithographic system.
The amount of photoresist cleared up is dependent on the exposure dose of the system.
The electric eld at any point due to a point source is a function of the exposure
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dose. The exposure dose also has a second order relation to the depth-of-focus, as
positioning of the focal plane aects the quantity of light incident on a particular
region.
1.1.1.4 Focus-Exposure Matrix (FEM)
The post lithography width of the smallest feature on the mask that can be printed
on the wafer by a lithography system is termed as critical dimension (CD). The process
window denes the control and printability of CD on the wafer. The depth of focus
is thought of as the range of focus errors that a lithographic process can tolerate and
still yield acceptable results [38]. A small change in DOF can lead to photoresist
prole changes and increased sensitivity to other process errors. This issue can be a
direct result of high-NA processes. The eect of focus on a resist feature as discussed
earlier is also dependent on the exposure dose.
Figure 1.3. A sample Bossung plot
The exposure dose eect is a second order eect but the two eects cannot be
considered independent. The only way to observe the response of the process is to
vary them simultaneously leading to what is known as the focus-exposure matrix. A
typical example for the focus-exposure matrix, also termed as Bossung plot is shown
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in Figure 1.3. The focus-exposure matrix decides the maximum tolerance for the
current process and is hence also termed as the process window.
1.1.2 Partial Coherence
In reality, the mask is illuminated by plane waves that are not parallel to one
another. Instead, incident rays arrive at dierent angles. The image formed above
the wafer signicantly changes with direction of incident light rays [19, 20].
Hence, image intensity calculation must consider illumination angles. The partial
coherence factor can be obtained using the numerical aperture of the lens, given by,
 =
n sin (max)
NA
(1.4)
Non-parallel rays also change the theoretical resolution limit as shown below.
R = k1

NA (1 + )
(1.5)
Figure 1.4. Change in diracted wave between conventional and partially coherent
imaging
A partially coherent light source broadens the diraction pattern formed over
the wafer as shown in Figure 1.4. This increases the number of constructive and
destructive interferences between neighboring patterns on the mask. The following
section will go over the various types of lithography induced variation.
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1.2 Lithographic Variation: Source and Impacts
As technology scales into conman devices and below, there has been a rise in
number of lithographic variation sources with varied impacts on design, yield and
reliability alike. Looking at Figure 1.2, variation in parameters of each part of the
imaging system can lead to multiple impacts. Such variations include but not lim-
ited to: (a) source strength variation, (b) mask patterns, (c) projection system, (d)
lens/imaging imperfections, and (e) wafer surface material thickness. Source strength
is nothing but the exposure dose used to print patterns on the mask. Exposure dose
variations caused by source ares etc change the amount of light that falls on the
wafer. This can potentially lead to irregular regions and also pattern collapse.
Type of patterns and the distance between patterns on the mask decide the pa-
rameters of the optical system. Since dierence in distance between adjacent patterns
can be dierent in multiple areas of the mask, uniform patterning cannot be achieved.
Dense and isolated features tend to have dierent linewidths. This is also known as
across chip linewidth variation (ACLV) and it occurs due to diraction induced prox-
imity eects. As this variation is dependent on the spacing between adjacent metal
lines, it is highly systematic and can be compensated. Proximity eects cause pattern
width constriction & bulging, corner rounding and line-end shortening.
Key eects of pattern induced defects include gate length, gate width and inter-
connect width variation. All the above three variations impact design parameters
such as leakage, timing, power, reliability and yield. Gate length and width varia-
tions lead to the formation of non-rectangular gates. As gate length and width change
with the patterns in the neighborhood, non-rectangular gate models are being used
to accurately analyze circuit behavior in silicon.
Projection system issues and lens imperfections also contribute towards across
chip linewidth variation through either proximity eects or lens aberration eects.
These are lumped as defocus of the optical system.
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The wafer surface is coated with various materials during the manufacturing pro-
cess. Metals such as Aluminum and Copper are employed to create metal lines used
for interconnections between multiple logic blocks across the chip. Oxides such as
Silicon Dioxide (SiO2) are used as insulating material between active regions of the
device and between multiple layers of interconnect metal lines. Both these materials
are coated over the surface and polished using chemical mechanical process (CMP).
CMP process has been identied to produced non-planar regions due to uctuations
in pattern density underneath. Pattern density induced metal and dielectric uctua-
tions cause defocus, leading to improper pattern projection onto the wafer.
One other variation whose source does not lie with lithography, but leads to pat-
tern imperfections is etching induced line-edge roughness (LER). LER leads to forma-
tion of irregular spikes along the edge of the gate and interconnect lines. The eect
is more pronounced in gate-poly features as they impact the electrical properties of
the gate (i.e length, capacitance etc)
The presence of such pattern imperfections caused by lithography and its co-
processes, multiple mitigation techniques have been suggested. These techniques are
together called resolution enhancement techniques (RET) and are subdivided into
optical proximity correction (OPC), phase-shift masking (PSM) and o-axis illumi-
nation (OAI). Each one these techniques aim to modify properties of the imaging
system in order to improve the overall resolution and contrast of images being pro-
jected onto the wafer.
1.3 Future Lithography: A key enabler
Looking back to the 250nm and 180nm technology generation, lithography did
not play any active part in the design and system architecture. There were no inter-
actions between lithography and design as defects predominantly were due to other
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manufacturing process stages. Design rules here were hand written and were not
complex.
Between 180nm and 65nm technologies changes have been incorporated. RETs
such OPC, PSM and OAI have been introduced. Further, Model based OPC and rule
based SRAF placements have increased the complexity of post-layout mask engineer-
ing. These steps were incorporated in-order for lithography to deliver for the design.
Very little or no feedback was present between the design and fabrication houses.
The transition from 65nm, conman to 32nm has been a long and dicult road.
Proximity interactions between complex 2D layout polygons have caused design rule
complexity and increased pattern delity issues. New light sources with smaller wave-
length than 193nm have not yet been found/operable. Since the =NA measure of
improving resolution has not been accomplished through newer light sources, DRC
pressures continue to exist. Two available options to improve resolution were: (a) use
of signicantly higher NA process or (b) new process architecture.
Higher NA was attained by using water as medium of light transfer within the
projection system. As the refractive index of water is high than air, this eectively
increases NA (Equation 1.2) and hence improves resolution(Equation 1.5). By not
using a higher NA process, other choice was to simply change the process architecture.
Examples of such change in process architecture in foundries include unidimensional
layouts, trench gates, strain engineering. This called not only for increased feedback
between the design and foundry houses, but also for joint process-design workforce
aiming to improve design manufacturability and process yield. Electrical impacts of
pattern delity issues lead to the designers role in making layout changes based on
recipes provided by the foundry.
Standing at the brink of 32nm technology node, where the need for new light
source is at its highest, EUV light source (13nm) has not shown any signs of being
operable in the near future (22nm node). The primary contributing reasons for EUV
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not being cleared for high volume manufacturing (HVM) are high inherent source
are and the inability of current masks to absorb heat generated by the source. To
go along with EUV, other next generation lithography (NGL) solutions such as nano-
imprint lithography (NIL) and e-beam lithography have also come up short for HVM.
With this in mind, a need for more eective, solution oriented RET techniques arise
with 22nm and 16nm devices in the horizon [28]. Advanced lithographic techniques
put in use today compounding existing RET techniques include (i) dual patterning
(DPL), (b) inverse lithography (ILT) and (c) source mask optimization (SMO). Briey
touching these topics, DPL aims at splitting each mask layer into two exposure steps
thereby reducing the spacing required between adjacent features. Various versions
of DPL exist, namely: (a) litho-etch-litho-etch (LELE), (b) litho-freeze-litho-etch
(LFLE) and (c) spacer double patterning (SADP), each employing a dierent process
architecture. ILT technology aims at replacing the OPC technique by performing
inverse transformation of the required wafer image to produce the mask. Though
existent since 250nm technology, its has become very important during this age.
SMO aims at modifying source shapes based on the mask requirement.
Looking at the above trend, it can be assured that photolithography and mask
engineering will be key enablers for the forthcoming technology generations. At a
higher level, litho team interaction with design will increase and may possibly lead
to further encroachments into the design process.
1.4 Thesis Focus
From the previous sections in this chapter, it can be summarized that lithography-
induced defects/variations impact multiple design parameters, process yield and cir-
cuit reliability. This thesis focuses primarily on analyzing the impact of lithography-
induced defects on yield & reliability, provide techniques to improve design yield and
suggest novel test methodologies to identify such defects.
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A common trend across all problems discussed in this thesis are the following:
 The core of the work relies on establishing a relationship between linewidth
distribution obtained through lithography simulation and design parameters
such as yield, resistance-capacitance (RC) and mean time to failure (MTTF),
which will then be used to create a metric to perform analysis on the given
design.
 In each of the problems analyzed, stratied sampling of input parameters such
as focus and exposure dose is used for statistical analysis. This is aimed at
minimizing the number of samples used to arrive at the linewidth distribution.
 Lithography simulation is performed either using commercial tools or in-house
simulator based on the complexity of the problem. The simulation typically
involves the use of a constant threshold resist model based on the exposure
dose provided.
 To reduce simulation time, a preprocessing step is implemented that scans mul-
tiple designs to arrive at the most common feature windows needed to be simu-
lated. This is termed as the library of shapes in this work. A simple illustration
of library of shapes creation is shown in 1.5.
 During the simulation, only those regions (from library of shapes) that fall
below a required threshold for the given metric are scanned for, using pattern
matching process.
 As correlation between adjacent regions of the layout exists. Parameter usage
for independent simulation is accomplished by de-correlating them and provid-
ing a vectorized parameter model.
 Chief input variation considered in this work is pattern density uctuation.
Multilayer density variation model provided by Stine et.al. [60] is used here.
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Figure 1.5. Illustration of library of shapes creation
Chapter 2 of the thesis focuses on estimating the yield of the system based on
post-lithography linewidth of each polygon in mask. The yield of each segment of
an interconnect line is used to obtain the nal yield of the metal layer. This novel
technique incorporates line width roughness (LWR) and compounds the nal line
yield with the random periodicity of line-edge roughness (LER).
Layout printability verication (LPV) is performed at a full chip level to identify
hot-spots in the design and rank them in terms of severity. In chapter 3, a novel sta-
tistical litho rules check (StatLRC) engine is implemented. It is aimed at performing
a better job than LPV on per-OPC layouts. StatLRC uses the yield metric dened in
chapter 2 to identify hotspots that fall under a user specied yield threshold. Unlike
traditional LPV and LRC engines, StatLRC is followed by a yield recovery step that
aims at attaining the required yield level for a metal layer. This is accomplished
through CDF balancing between regions of the same metal layer. Results show that
this can be accomplished with minimal design restructuring.
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Due to the increased number of cores that go into a packaged IC and also the
number of varied mobile applications, reliability of ICs due to manufacturability is
also a concern. Apart from electrical DFM, reliability-DFM methods have come into
place to improve design/process reliability in the presence of lithography induced
errors. In chapter 4, electrical and reliability-DFM based analysis is described. As
an electrical-DFM methodology, parametric variation from lithography simulation of
gate-poly masks and interconnect masks are obtained. Using this, parametric analysis
is performed to obtain the timing yield of the design.
Electromigration (EM) is a grave concern in today's high density designs. EM
analysis shown in chapter 4 describes the discrepancies in using traditional EM meth-
ods. With lithography induced variations, EM calibration and hotspot estimation
methods change. The extent of such variation in current density estimation and
hotspot analysis is described here.
The nal chapter delves into a dierent domain of application that utilized the
changes due to lithography. Reliability Test methods and Test optimization pro-
cesses using lithography variations have been described. The problem statement for
reliability test technique is that, there is need a for high toggle frequency coverage
of vulnerable design through either ATPG solutions or using control structures that
mimic behavior. The test optimization methodology aims to produce an eective
technique to be used by the tester for identifying the correct process corner to im-
prove test coverage. In this methodology, linewidth variation due to lithography is
used to perform maximum likelihood analysis to arrive at a particular lithographic
process corner.
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CHAPTER 2
YIELD MODELING CONSIDERING LITHOGRAPHIC
VARIATIONS
Protability of an IC product is tied to its manufacturing yield. Yield analysis
during design phase permits changes during design, thus avoiding costly iteration
through test silicon. If iteration through yield analysis is not included in design
methodology, then the only available solution to improving yield is based on fail-
ure analysis that may result in either (i) recalibrating the manufacturing process
based on its metrology or (ii) changes to the design. This process not only increases
manufacturing cost, but also increases the time to market (TTM) of the product.
Consequently, early stage yield analysis is preferred. The problems with yield analy-
sis during design phase are (i) availability and delity of failure models, (ii) parameter
t for these models, and (iii) computational complexity to make yield analysis viable
during design iteration. This requires creating models for each manufacturing process
step that allow statistical failure prediction. The benets of successful yield predic-
tion are (i) reduction in manufacturing cost, (ii) time to volume manufacturing, and
(iii) design co-optimization with area, performance and power metrics.
Yield modeling techniques have been in existence since the time of bipolar tran-
sistor manufacturing. Until the advent of nanometer scale devices, the main sources
of design failures were random particulate defects. Traditional yield modeling tech-
niques based on defect models have been implemented chiey targeting random de-
fects. However, continuous scaling of devices has caused feature driven defects to play
a major role in high volume manufacturing. It has been shown previously that layout
related systematic defects, are on the rise for current and future technology nodes
[65, 23, 17] and they already dwarf random defects today. Figure 2.1 shows that
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in current conman technology node, the presence of design-related and lithography-
related yield loss mechanisms is higher than their process-related counterparts.
Figure 2.1. Systematic vs Particle-driven yield loss mechanisms [23]
Systematic defects caused by layout patterns can be tied to diraction eects in-
duced by sub-wavelength lithography. As explained briey in the introduction section,
diraction induced eects during lithography can be attributed to pattern proximity
eects. Thus, it is important to predict systematic defects due to lithography through
an eective litho-based yield modeling methodology. The rst part of this chapter
surmises to produce one such methodology to predict overall design yield based on
lithography simulation. Given the eects induced by lithographic perturbation on
mask features, a line-shape model predicts the probability of failure (POF) of the
regions under examination. This will be used to predict the overall design yield.
In order to predict overall systematic pattern-dependent yield, full-chip lithog-
raphy simulation is necessary. The proposed solution incorporates lithography sim-
ulation while considering such process parameters (and their variability) as dose,
focus, overlay, resist thickness, and critical dimension. As lithography simulation is
a complex and time consuming process, full-chip lithography simulation is impracti-
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cable. We circumvent full-chip lithography simulation based on a divide and conquer
approach that relies on (i) windowing a physical layout based on optical diameter (de-
ned by the range of optical eld interaction), (ii) physical feature window matching
to reduce the number of simulation windows to a unique set of windows, (iii) statis-
tical simulation of unique tiles and (iv) aggregating results from individual feature
window simulation to calculate yield of nets that span across multiple windows. The
success of the solution is based on the observation that due to high pattern density,
many regions of the die will have similar shapes, thus limiting the required number
of simulations.
The proposed lithographic analysis that aims to simplify the statistical litho sim-
ulation has been validated against commercial litho simulation tools. The main con-
tributions from this work are:
 A layered lithography simulation engine for eective yield analysis through lay-
out windowing technique.
 A novel yield model for predicting design yield from line shapes obtained through
aerial imaging simulation.
 A vector model to estimate independent focus and dose variation. The model
de-correlates parameters within regions having similar pattern density.
 The use of stratied sampling and tail-oversampling to reduce number of process
corners needed to predict line yield.
The rest of the chapter is organized as follows. Section 2.1 provides some back-
ground into early yield models and current yield modeling techniques. Section 2.2
delves into the details of our proposed approach to statistical yield modeling, line
yield model and layout windowing. The per-characterization, modeling of input pa-
rameters and input sampling techniques have are described in section 2.3. In section
2.4, experimental setup and results are presented.
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2.1 Background
IC manufacturing is a complex process involving interactions between various
chemical, physical and optical parameters that vary around an established mean.
Regardless of the process maturity, nite variations of these parameters cannot be
completely eliminated. The nal process yield to a large extent is decided by the
degree of control over these variations. IC Manufacturing yield is dened as the
fraction of functional chips that fall within desired specications.
Yield is an overused term that has been dened in multiple ways. Two com-
mon nomenclatures are functional yield and parametric yield. Functional yield is the
fraction of functional chips to the total manufactured chips. These chips work cor-
rectly under some operating condition, which may or may not be within the range of
specication. Typical functional yield loss sources are random defects such as opens,
shorts etc. Parametric yield is the fraction of chips that operate correctly within the
range of specications. Typical parametric failure sources include excessive process
variations, gate length variation, STI stress, and large uctuations in dopant density.
Spatial and temporal variations can occur at dierent levels such as lot-to-lot,
wafer-to-wafer, die-to-die and intra-die variations. Lot-to-lot and wafer-to-wafer vari-
ations are temporal and die-to-die variations are spatial in nature. These are purely
random and can be controlled only by tuning the process. Systematic die-to-die and
within-die variations are dependent on layout topology.
The following subsections review literature on yield prediction for random and
systematic defects.
2.1.1 Yield Literature - Random Spot Defects
Earliest yield models for IC manufacturing were based on particulate defects re-
sulting from contamination [62, 57, 21, 22, 58, 59, 27, 45]. Random particle defects,
also known as spot defects are caused by process discrepancies [57, 59]. The yield of
a process is dependent on the distribution of spot defects on the wafer. Early spot
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defect models are based on Poisson distribution given by,
P (X = k) =
e k
k!
Ychip = e
  = e AD (2.1)
where  is the average number of faults and k is the number of faults on the chip.
The average number of faults on a chip is a function of its area A and defect density
D. For chips without any redundancy, yield is obtained by assuming that there are
0 defects in the chip.
A non-uniform defect density model was used in [40] resulting in the equation
below where f(D) represents defect distribution:
Y =
Z
e ADf(D) dD: (2.2)
Manufacturing defects tend to be clustered. Defect clustering has been modeled
as a gamma distribution given by [58, 59, 45],
P (X = k) =
  (+ k)
k!  ()


k
1 + 

+k
Y w

1 +
A D

 
(2.3)
where  is the clustering parameter. When clustering is considered in conjunction
with negative binomial distribution, yield is expressed by the equation below [62, 57]:
Y =
WY
i=1
:1 + (A D)i
i
; i (2.4)
When a defect causes two disjoint metal lines to short or an interconnect line to
be permanently open, it manifests itself as a fault. Many spot defect models also
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considered the size of defect to predict the yield of the chip [21, 22, 58, 27]. Not all
spot defects cause a line fault (open or short). Whether or not, a spot defect will cause
a line fault, depends on its size and location. Accordingly, a probability of failure
may be dened. Approximating defects as circular spots, probability of failure (POF)
may be calculated based on an area within a line or spacing between lines where the
defect of a given size must reside to cause a failure. This area is called the critical
area of the chip. Critical Area Analysis (CAA) involves several parameters: diameter
of the defect, metal interconnect width, spacing and chip layout. POF calculation is
based on CAA and probability of occurrence of defects of certain size [21, 22].
Critical area based yield modeling is widely used today. However, with improve-
ments in process technology, particularly, in chemical mechanical polishing (CMP)
contamination or particulate driven yield is less important today, while spatially cor-
related defects have become more important [5, 54, 55].
2.1.2 Yield Literature - Intra-die Variations
Intra-die variations consists of two components namely (a) intra-die systematic
variation and (b) intra-die random variations. Intra-die systematic yield is a function
of layout topology. Typical RET techniques such as OPC, assist feature placement,
PSM help to mitigate such topology dependent variations. Due to the decrease in fea-
ture size as we move into smaller technology nodes, intra-die random variations have
a greater impact than lot-to-lot and wafer-to-wafer variations. With smaller inter-
connect widths and spacing, previously assumed perfect spatial correlation between
areas within the die does not exist and hence impacts design yield.
Intra-die random variations call for individual elements or devices to be modeled as
random variables for analysis purposes. Since the random variable dimensionality in-
creases exponentially with die size, Monte Carlo-based statistical analysis techniques
are not computationally feasible. In this case, a feasible but approximate approach
is to divide the die into smaller regions with perfect correlation between the spatially
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correlated random variables. A correlation matrix can be used to solve for the total
variation in each region.
Luo et.al [37] used this approach to estimate intra-die metal & interlayer dielectric
thickness variations due to Chemical Mechanical Polishing (CMP). Perfect correlation
circles were drawn over the layout and change in density between dierent regions of
the layout is used to populate the die correlation matrix. Genzs algorithm was used
to perform multidimensional numerical integration to obtain the nal die yield.
It is important to note that most of the existing yield estimation methodologies
have been process oriented and may not be completely layout dependent.
2.1.3 Need for Statistical Litho-Aware Yield
Yield modeling tools are of utmost importance to predict the yield loss mechanisms
aecting designs. But most of these strategies are mainly focused on random defects
under the assumption that random particle-based defects are the primary mechanisms
for yield loss during manufacturing.
The International Technology Roadmap for Semiconductors (ITRS) projects that
variations in the lithographic process present an important challenge for both func-
tional yield and parametric yield on current integrated circuit designs [24]. Since
protability of a particular manufacturing process is directly related to its yield, es-
timating acceptable yield due to sensitivities in the lithographic process is of utmost
importance for today's nanometer designs.
Statistical approaches to yield prediction and yield modeling have been developed
over a number of years [51, 12, 46]. These methods estimated functional and paramet-
ric yield of a design based on random particulate defect densities in the manufacturing
process. For many generations, yield loss due to random defects has been well under-
stood and thoroughly researched. But as technology scales, the inuence of random
defects from particulates has been in the decline compared to lithography and design
related defects. Hence estimation of die yield based on lithographic sensitivities is a
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must for the current and future technology generations. Also, the need for statistical
Figure 2.2. Illustration of the need for statistical simulation
simulation can be justied using the contours shown in Figure 2.2. It illustrates the
fact that identical polygons printed at varying foci may produce completely dierent
post-litho contours. Process corner A can cause a bridging defect in polygon 2 and
no error in polygon 1. Whereas process corner B can cause an open in polygon 1
and no error in polygon 2. Hence the yield at varying foci may potentially be dier-
ent. Just providing the design engineer with worst case CD value will lead to highly
conservative designs. It is important to provide the distribution of CD uctuation so
that the designer and the CAD tool developer can plan accordingly.
A recent approach that models the impact of lithographic sensitivities on die yield
was proposed by Sreedhar et.al. [54] based on a limited optical diameter where the
impact of a line is limited to its immediate neighbor. Upon comparison, the current
work is a signicant improvement on this approach, where a realistic optical diameter
in layout terms is used and also correlations in manufacturing parameters between
neighboring lines are taken into account.
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2.2 Linewidth based Yield
The proposed yield modeling methodology is based on lithography simulation.
Lithography simulation is used to predict printed shape on silicon, based on mask
patterns. It requires electromagnetic eld modeling for optical diraction analysis,
vector modeling of partial coherent imaging, as well as physical modeling of pho-
toresist development. The printed shapes are sensitive to such process parameters
as focus, exposure dose, bake temperature, photoresist development conditions and
etch rate. A small change in any of these parameters within or above the error range
specied by the manufacturer may distort the printed shape, potentially cause line
opens and shorts and reduce yield. Thus, in principle, yield may be predicted from
lithography simulation under statistical variation of inputer parameters. However,
it is dicult to translate this principle to practice. First, there is no established
relationship between probability of shape of a line and yield. Second, lithographic
process simulation is capacity limited; more suited for a library cell rather than a
design layout. With the need for yield based on statistical analysis, lithography sim-
ulation methodology has to change. Third, the process is veritably slow. Fourth,
the interconnect layers cannot be simulated independently. The main contribution in
the work presented in this chapter is to model the connection between line shape and
yield and obtain probability of line shape from statistical litho simulation, overcoming
all the limitations described above.
2.2.1 From Line Shape to Yield
Each photolithography simulation performed at multiple process corners produces
a line shape for the feature on the mask. In strict manufacturing parlance, the width
of smallest printable pattern on the mask is called critical dimension (CD). However,
we use the term CD more loosely to describe any linewidth obtained from simulation.
Line shapes are used to t a Gaussian distribution to the obtained CD values. This
forms the CD distribution for a particular feature based on the specied parameter
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variation. Such curve tting, reduces the number of simulations performed to obtain
CD distribution. The yield of a feature is obtained by applying a yield model onto
the CD distribution as explained next.
The yield calculation involves multiple stages: In the rst step, a line is fractured
into segments based upon its neighborhood. Next step involves calculation of yield
of this segment based on CD distribution. As full-chip lithography simulation is not
possible, an eective yield estimate of the design can be obtained through ne grained
simulations. To accomplish such a task, each interconnect line in a mask is divided
into multiple segments. The segment length is contingent upon its neighborhood.
Highly dense regions will have segments small in length and isolated interconnect lines
will have longer segments. The reason behind this is that, lines in dense regions tend
to have higher CD variation, thus require more ne grained linewidth estimation for
eective yield prediction. Yield of individual segments of a line are used to calculate
the yield of a line, which then leads to yield calculation for an entire mask.
Figure 2.3. Mask pattern Yield Model (a) Worst case LWR (b) Line open, (c) Line
short
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Metal line yield depends on two factors, (a) Line probability of error (POE) and,
(b) Eect of averaged LER amplitude & period. The rst part is to nd the probabil-
ity of not having an open or short; where we take a constant worst-case post-etch line
edge roughness into account. To nd the segment linewidth probability, a mask fault
model is proposed. The second part is to include the eect of line-edge roughness
(LER) variability on nal line yield.
2.2.1.1 Line Probability of Error (POE)
To estimate the yield of the segment, the probability of the segment to have an
open/short is calculated. As illustrated in Figure 2.3, the width of a line may get
impacted due to variation in lithography process parameters. As can be seen from
these gures excessive changes in linewidth may lead to open or short faults. A mask
feature window CD/linewidth distribution is obtained based on its focus and dose
information using the statistical linewidth look-up table (explained in later sections).
The line edge roughness eects on both sides of the metal line have to be included
while dening the fault model. LER is dened as the perturbation of pattern line
edge caused by photolithography and etching process. Width changes due to LER in
this case is averaged and is assumed to be constant and equal to line width roughness
(LWR), irrespective of the length of the line. ITRS suggests that a max LWR of
5nm is observed on both ends of the line for conman technology generation [24]. This
assumption is just for dening line OPEN and SHORT conditions. The periodicity
of LER will be used later to compute the metal line segment yield. The condition
required for constriction in linewidth leading to an open or a short is given below.
The notations used in dening the conditions for open and short are provided in Table
2.1.
Condition for Open:
pe     0:3 d (2.5)
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Table 2.1. Notations used in our calculations
 Drawn line width
pe Post-etch expected line width
d Drawn line spacing
 Line width roughness, Maximum absolute deviation pos-
sible due to line edge roughness from the expected me-
dian line edge
 Maximum jut beyond drawn edge of line
s Cumulative probability of a line short
o Cumulative probability of a line open
The condition for open compares the drawn linewidth  and post-litho width pe
compounding the eect of LWR . The 0.3 in the equation indicates the percentage
of linewidth required to ag an open. This is done primarily to include both complete
and resistive open. Resistive opens are those that cause change in propagation delay
and can be detected by delay tests.
Condition for Short:
 = 0:5 (pe   d)8Masks 2M (2.6)
1 + 2     s (2.7)
The condition for short on the other hand compares the drawn spacing d and cu-
mulative eects of line extensions  on both sides of the space. Similarly the value
0.5 is used to detect resistive bridges causing potential crosstalk faults.The above two
values for open and short can be modied based on user requirement.
Based on the above fault model, the CD distribution obtained from the probability
of line-shape is used to calculate the segment short/open probability ps (Figure 2.4).
The probability of the line for an open or bridging fault is the product of all the
segment probabilities.
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pso = o + s (2.8)
The probability of error of a line is dependent on the probability of error of its
constituent segments as shown in Figure 2.5. Whenever a segment of a metal line is
found to lead to an open/short based on its probability, the yield of the line is zero.
An exception of the above condition occurs at a line edge. Opens dened by the
above equation are neglected from calculation as they are caused by corner rounding
phenomenon, a proximity eect issue. The probability of error of consecutive segments
is not independent. Therefore, the probability of error on a line must take correlation
of process parameters of adjacent line segments into account.
Figure 2.4. Estimating segment POE (POEseg) from CD distribution
2.2.1.2 Edge Roughness Variability induced Width Changes
Equations 2.6 and 2.8 above capture the essence of contribution of LER. However,
in reality, LER is not xed and it varies with dierent periods along the length of the
line [9, 52]. To estimate the eect of LER on line yield, we use the results obtained
by Shibata et.al. [52]. Figure 2.6 shows the probability mass function (Pi) of LER
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Figure 2.5. Layout showing segments of each metal line on the mask
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at dierent periods i. This above data was obtained through measurement with a
top-down scanning electron micro-scope (SEM).
Figure 2.6. LER Variation
LER has both amplitude and frequency. Since this is not xed amplitude, the
likelihood of open or shorts will depend on the number of crests and troughs of the
LER [52, 55]. If a line is innitely long and the worst case LER amplitude can cause
a line failure, the probability of failure of the line will be 1. However, for a shorter
line, this probability will be less than 1. The probability of line l being printable can
be given as the product of the probabilities of each segment.
pLER =
X
i
pi
0BBB@1  e
0B@ X
K
lk
i
1CA
1CCCA (2.9)
In the presence of LER, the probability that any two edges of a long metal line(s)
(same or adjacent) are high, thus the yield of an innitely long line will be 0. Hence,
for a short line, the probability of having an open or bridging is less compared to
a long line. Thus we can deduce that the line failure probability is an exponential
function dependent on line length l.
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2.2.1.3 Linewidth-limited yield
Consider the line shown in Figure 2.5, consisting of dierent segments Si. The
sum of all the segment lengths must be the total length of the line. The probability
of each mask depends on the line probability, the length of the line and LER period.
Yline = 1  ps  pLER (2.10)
YMask =
Y
8lines
Yline (2.11)
Ydesign =
Y
8M
Ymask (2.12)
Where pline is the probability of a line being open or short. M from the equation
is the total number of critical masks that require lithographic yield analysis. Once
the probability of failure for an individual metal layer is obtained, it can be used in
turn to compute design yield. Hence it can be seen that to obtain a very high yield,
the probability of having an open or short should be very low.(i.e. reduced variation
in input parameters)
2.2.2 Obtaining Line Shape
Simulation of a lithographic process involves electromagnetic eld simulation of
the patterns on a mask with input parameters of the exposure system. The input
parameters include, the illumination source, its wavelength and dose of the current
exposure. Other parameters include, focus location of the lens system on the semi-
conductor wafer, the refractive index of the medium between the lens system and the
wafer etc. Sample parameters used in our nominal simulation is based on conman
process technology with dimensions shown in Table 2.2. Simulation is performed to
obtain the width of the feature under inspection.
Manufacturing process parameters impact the shape of polygon imprints. Among
many parameters, polygon shape is most sensitive to lens system focus and exposure
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Table 2.2. Lithography Simulation Parameters
Technology Parameters
Process 45-nm (  23-nm)
Met1 (min width, min pitch) 65-nm, 190-nm
Met2 70-nm, 190-nm
Met3 70-nm, 190-nm
Met1 140-nm, 285-nm
Optical Wavelength 193-nm
Nominal Focus, % Variation 0.0 (resist surface), 10%
Nominal Dose, % Variation 17.25mJ=cm2 (within Optical Diameter), 10%
Resist Thickness (M1,M2,M3,M4) 135-nm,154-nm,154-nm,280-nm
Optical Diameter 50  1.1-m
dose. Lithography simulation based on statistical variation of these two parameters
is performed for each feature in a given layout. Gaussian distribution of the input
parameters is assumed to model their variations during manufacturing process. A
preprocessing step of creating optical models with varying focus and exposure dose
settings to be used in lithography simulations were created. Each simulation uses the
appropriate optical model to arrive at a contour shape for the give mask feature. At
each location/line segment, multiple simulation at every process corner is performed
in order to produce a CD/linewidth distribution to be used to predict the yield.
2.2.3 Library of Shapes
Lithography simulation is both slow and capacity limited. Consequently, often
an entire mask layer cannot be simulated. It must be partitioned and simulated in
pieces. In order to reduce the simulation time, we look for repeated mask patterns
such that, once a pattern has been simulated, the result can be stored and reused for
all instances of that pattern. In doing so, there is a clear trade-o between partition
size and the number of unique patterns
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Unlike DRC rules that are based on geometric interaction between dierent ad-
jacent features, lithography results are based on models that consider complex in-
teractions between features around a given area. Care must be taken such that the
layout is divided into regions where such complex interactions are maintained. This
region of inuence of a single feature is called optical diameter. This is obtained from
the radius of inuence of the two dimensional diraction pattern of a mask feature.
The eect of the diraction pattern of an edge rapidly drop as we move away from
its center. Hence, polygons outside the optical diameter do have any eect on the
pattern under inspection. For the target technology, we use an optical diameter of 1
m. This process of dividing the layout into smaller regions to facilitate lithography
simulation is called as windowing.
Figure 2.7. An example segment feature window
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2.2.3.1 Layout Windowing
In our methodology, layout windowing proceeds as follows: Each metal intercon-
nect is divided into segments of xed size. Around each segment a region of width
equal to the optical diameter is included to construct a simulation feature window
(see Figure 2.7). The feature window symbolizes the region of impact of other struc-
tures due to lithographic variation on the segment under consideration. Please note
that the feature windows thus formed are overlapping. An auxiliary goal in reducing
the number of simulations is to choose a segment size that minimizes the number
of feature windows. Since designs have high metal density, the number of segment
feature windows will increase exponentially with the design size. Hence in order to
minimize the number of feature windows simulated for yield estimation, we take ad-
ditional steps that are described next. First, we nd an appropriate segment size
to reduce the number of unique feature windows. The feature window generation
process scans the layout with one segment displacement steps and adds a feature
window to the library when a new feature window pattern is encountered around the
target segment. This process requires matching the current feature window against
all previously encountered unique feature windows stored in the library of shapes. In
order to support such matching, we devise a simple string matching scheme described
next.
2.2.3.2 Window Matching
The segment feature window of width s is divided into a grid with element size m
x m. Segment feature windows are converted into two dimensional matrices of size
(s=m)x(s=m) where each element in the matrix has a Boolean value (ON/OFF). The
space complexity of such a 2-D array for n such segment feature windows in the layout
would be O(n  (s2=m2)). Due to memory constraints and ease of comparison, the
array is converted into a hex string. For fast comparison, the matrix hex signature
database is stored as a binary search tree. Each feature window hex string is a key in
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the tree structure. The complexity of each feature window search is O (logN) where
N is the number of feature windows present in the database during the search. The
library of shapes database of distinct feature windows also consists of hex strings of
distinct feature window that have been ipped, rotated and reected vertically and
horizontally. Comparisons are done with all these versions of the feature windows in
the database. This method of feature window matching is key to minimizing number
of lithography simulations. The nal set of features windows are classied as being
distinct. Simulation will only be performed on this set of feature windows.
2.2.4 Sampling Process Corners
In order to arrive at a linewidth distribution for each line segment, lithography
simulation has to be performed at multiple process corners. Lithography simulation
with statistical variation of input parameters must be performed on each feature
window of the distinct feature window set. In order to better understand the eect of
random manufacturing process variations on metal linewidth (CD), a joint analysis
is required. However, line width is not a linear function of control variables and
a multivariate analysis of variation of process parameters is required to obtain line
width distribution. One way to perform this analysis is Monte Carlo simulation.
Monte Carlo based analysis can be used to deduce the eect of such variations by
performing repeated aerial imaging simulation [38, 51]. However, it is also well known
that aerial imaging simulation of layout features is compute intensive and slow [38].
To address this problem, the number of simulation points must be reduced. We have
adopted a stratied sampling strategy to sample the input parameter space for focus
and dose variation while keeping the number of simulation points low. Stratied
sampling is a technique in which the population/data is split into smaller disjoint
set upon which random sampling is performed. Stratied sampling has been used in
varied applications in statistical analysis domain [46, 56]. It has been proven that
this technique does a simple, reasonably accurate and ecient sampling of the data
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Figure 2.8. Preprocessing & Stratied sampling of lithographic input variation
such that entire distribution is represented by the samples from dierent regions. The
major advantage of this technique is the ability to focus on important sub-populations
and also allows dierent sampling techniques for each. This technique reduces the
number of simulations compared to normal random sampling and output simulation
data is more relevant to the analysis, thus reducing the computational needs. The
pseudo code below explains the steps involved in this process (Figure 2.8)
Pseudocode: createStatTable(lithoParameters)
for each inputSource 2 lithoParameters
Create a Gaussian distribution;
Divide the distribution into strata;
Oversample the tail of the distribution;
/* Creating CD table for feature windows */
for maskL M1 to totLithoAffectedMetLayers
for each line 2 maskL
for each k 2 lineSegments
Create feature window T for k;
for each processCornerSamplePoint
CDT = Lithoware ( T, Strata Samples);
Stat CD table Store CDT;
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The range of focus and dose variation is assumed to be 10% of nominal, based
on ITRS targets [24]. Lithography simulations are performed on all feature windows
from the distinct feature window set based on stratied sampling and their CD values
are stored in a look-up table as a pre-processing step. To form the look-up table,
certain number of points is chosen from each zone and lithography simulation is
performed at those parametric values. As a result of stratication and the need
for a more accurate result at extreme process corner values, the input focus and dose
distribution is oversampled at the tail which is renormalized. This reduces the number
of simulation points without sacricing the range of input parameters. In order to
see the impact of changes in both exposure dose and focus, the resist prole value is
obtained at each simulation point. A look-up table is created for each feature window
with all the sampled values and their respective linewidths. The look-up table consist
of the following elements (a) Hex string for the feature window, (b) Resist prole CD
value of the core segment for each simulation point (with focus and dose values) and
(c) Hex strings of ipped, rotated and reected versions of the feature window. The
look-up table is also stored as a binary search tree to speed up the feature window
comparison.
2.3 Modeling Input Parameters
Lithography simulation of metal layers cannot be performed independently. Input
parameters of the imaging system such as focus and dose depend on the thickness
of the photoresist on the wafer. The thickness of the photoresist layer is dependent
on the planarization quality and the tilt of the wafer during exposure process. The
thickness of one layer of metal is tied with the planarity of the layers underneath as
well. Hence simulating the metal layer masks independently will produce distributions
that are highly optimistic. In the following subsections we show how the planarization
and wafer tilt aect optical system parameters and how they are modeled.
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2.3.1 Pattern Density Variation
With continued aggressive scaling of transistor feature sizes, the importance of
chip level planarity has increased [33, 26]. Mask-layout uniformity is highly desired
for better manufacturing and parametric yield. Chemical Mechanical Polishing is a
wafer planarization technique widely used today to satisfy local and global planarity
constraints [25, 26]. Compared to previously used approaches such as spin-on glass
(SOG) and reverse etch back (REB) approaches [42, 15], CMP has been the choice
for multilevel metal and oxide planarization for very large scale integration design
processes. Experimental data have conrmed that post-CMP wafer topology is highly
dependent on mask layout pattern density.
The Preston equation given below, relates the metal removal rate (Rr) with the
polishing pad speed (v) and the pad pressure (P).
Rr = Pv =
Fv
(id)2(x; y; z)
(2.13)
Here, P is written as F/A. Where (x; y; z) is the pattern density at (x,y) as
a function of z. The total product in the denominator (id)2(x; y; z) is the oxide
area contacted by the pad. It shows that the planarity of the surface is aected by
the pattern density on the wafer [38, 26]. The thickness of the oxide/metal after
CMP depends on the size of the neighboring area over which the pattern density
is calculated (termed as planarization length). The planarization length impacts the
region over which the neighboring features aect the CMP planarity. Hence modeling
CMP for oxide planarization or metalization boils down to the ability to estimate
the pad pressure and pattern density [60]-[42]. There have been several approaches
attempting to estimate post-CMP oxide thickness. A simple, less computationally
intensive CMP model was put forth by B. Stine et. al [60] (see Figure 2.9). The
model estimates the inter layer dielectric (ILD) thickness (z) at a point on the wafer
using the relation given by,
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z =
8><>: z0  

Kt
0(x;y)

t < (0z1)=K
z0   z1  Kt+ 0(x; y)z1t > (0z1)=K
(2.14)
Figure 2.9. Modeling copper CMP planarity
K is the blanket polishing rate. z0 and z1 are as shown in the gure, up and
down area thicknesses. t is the polish time and 0(x; y) is the initial pattern density.
Since t is mostly greater than 0z1=K, the thickness is equal to the second part of
equation. It must also be noted that the parameters z0, z1, t and K are constant for
a particular process. Hence this makes the nal oxide thickness directly dependent
on the underlying pattern density. D. Ouma et. al [42] provided a more eective
model that includes the eect of pad deformation during planarization. The ILD
thickness is no longer just a function of the local pattern density but is a weight=d
function based on location within the layout. The weighing function proposed is given
as w(x; y)  exp(x2 + y2), an elliptical function obtained using an elastic material
placed normal to the pad surface. Plot shown in Figure 2.10 depicts the density
uctuation over an example digital circuit with area equal to 600 m x 600 m.
Metal/oxide planarity of layers underneath has a compounding eect on the cur-
rent planarization level. Multilevel oxide layer thickness is obtained by considering
the pattern density of the underlying layer. The formula for multilayer pattern density
is give by,
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Figure 2.10. Layer thickness variation at an individual metal layer
(x; y : m) =
8><>:
h
0(x; y : m) +
zm 1
zm
(x; y : m  1)
i
w(x; y)m > 1
0(x; y : m)  w(x; y)m = 1
(2.15)
zm and zm 1 indicate the oxide thickness in the current and the underlying metal
layer respectively. These values are constant for a given process and design. 0(x; y :
m) is the local pattern density of the current metal layer and (x; y : m   1) is the
nal pattern density of the metal layer underneath. Using all these values the nal
pattern density of the current layer can be obtained. Considering underlying layer
density, the density uctuations at metal layer 3 for a sample circuit is shown in
Figure 2.11.
The focus and exposure dose of a particular metal mask stage is xed based on the
thickness of the metal/oxide underneath. As metal/oxide thickness varies, it becomes
a factor towards change in focus and dose during photolithography. As shown in
Figure 2.10 and Figure 2.11, with density induced metal/LID thickness uctuations,
dierent regions of the die have varied focus values. This leads to regions having
multiple exposure dose strengths when UV light is shown during the scanning stage.
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Change in focus is called defocus and it leads to linewidth variations. However, to
obtain defocus and exposure dose variation due to thickness changes, pattern density
of dierent regions of the mask layout has to be calculated.
Figure 2.11. Multilayer density uctuations
There have been several approaches in estimating the pattern density of dierent
regions across the die. The approaches available in literature are primarily targeted
to nd the maximum or minimum density regions in the layout. A standard practice
is to consider windows of xed dimension to calculate pattern density [25]-[42]. In this
approach the layout is divided as a grid and only windows whose boundaries are on
the grid are checked for max or min density. This approach has severe limitations of
inability to predict density of regions with boundaries not on the grid. Multi window
and sliding window approaches have been suggested to overcome the problem using
dierent algorithms calculating pat-tern density with varying degrees of accuracy
[25, 33, 66, 26, 49].
By contrast, in this work we use density variation information to estimate the mag-
nitude of deviation from planar surface based on Stine equations described above. The
thickness variations are later converted to focus and dose variations for that region.
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Figure 2.12. Moving window-based pattern density calculation
Overlapping windows of arbitrary size is used to compute the pattern density prole.
The overlapping window approach helps in eectively estimating the focus/dose of a
particular layout litho feature window. The layout is scanned using a xed window
size of LxL that overlap in order to cover all regions of the layout as shown in Fig-
ure 2.12. We claim no novelty in estimating the non-planarity of surface. The main
contribution in this paper is how this information is rolled up to yield computation.
2.3.2 Wafer Tilt Variation
Wafer alignment is a necessary step in semiconductor manufacturing process. It
involves the task of ensuring proper positioning of the wafer with the underlying
holding tool [15]. Research works in wafer alignment have been to study misalignment
sources [53], eorts to improve alignment and holding [41] and wafer positioning [64].
Current studies have also focused on wafer alignment for reducing overlay errors [15].
Though wafer position has been seen as the major contributor to misalignment, wafer
tilting is also an issue to be considered. Reectometers were used to detect incorrect
wafer tilts and placement for electron beam lithography [38, 63].
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Figure 2.13. Wafer tilt variations
Wafer tilt is a very common source of error in step-scan lithography systems and
is hard to control in todays nanometer metrology [38, 63]. With wafer tilt, funda-
mental errors in geometric optics such as anisotropic eld scale errors, trapezoidal or
orthogonality distortions can result [15]. Tilt can be considered a random source of
variation and the degree of such variation is dependent on the type of wafer used.
Through experimentation, Ng et. al [63] have shown that a typical bare wafer has a
tilt of 0.02 rad and that of a coated wafer is 0.025 rad. This tilt angle converts into
defocus/dose variation between the ends of the wafer. In this paper we use the bare
wafer tilt angle as the standard deviation for random tilt variation for lower metal
masks. For high metal masks, we use the coated wafer parameters. The randomness
in angle is converted into focus/intensity displacement across the wafer.
Figure 2.13 shows a positive or upward tilt and a negative or downward wafer tilt.
' in each case is the random tilt angle. For case (a), regions closer to R2 have their
focal point far above the resist and have lesser exposure compared to regions near R1.
In case (b), regions close to Q2 have focus well within the resist and will be exposed
more compared to regions near Q1.
2.3.3 Vector Model
Lithographic variation at various points on the die due to pattern density and
wafer tilt are not independent. The resulting focus and dose values will be highly
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correlated in certain regions and uncorrelated at other locations. Essentially, adjacent
regions of the layout may not have independent focus and dose values. This correlation
is considered when modeling the input parameters.
Figure 2.14. Linewidth yield as a vector sum of focus//dose at each correlation
region
As focus and dose are dependent on underlying pattern density, the variation is
systematic and correlated within regions of the die. Such correlated regions have
similar focus and dose. In order to assign individual focus and dose values to each
aerial imaging simulation, they have to be decorrelated. We divide the layout into
regions of high correlation based on pattern density analysis. Each such region may
have a particular focus and dose value based on inter and intra-die variation. These
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regions of correlation are assigned multiple focus and dose values, each with certain
probability. The probability value is based on pattern density in the current and
underlying layers. During lithography simulation, the CD value based o the highest
probability parameter group is used to attain the nal yield value.
So when a interconnect line crosses over multiple correlation regions, simulation
performed on the line will attain pertinent parameter information. Hence, the prob-
ability of each interconnect line being open/short is a vector sum of its contributing
parameter values as represented in Figure 2.14 and Equation 2.16 below. Here, p is
the probability of the segment being open or short for a given focus and intensity. bs
is the Boolean value for the segment being printable or not printable. The probability
of the line is then a product of all segment probabilities. The segment probability is
a Boolean function of CD11 and CD22 obtained from (Foc2,Ed2) of density region A
and (Foc4,Ed1) from density region B.
pline =
Y
8segs
X
i
X
j
p(fi; Ij)bs (2.16)
Where segs indicates all the segments constituting a line/polygon on the mask. The
central idea here is that non-planarity of surface contributed by underlying pattern
density, changes focus of an optical system. Similarly, variation in focus also con-
tributes to changes in exposure dose received by the resist. The actual amount of
such change is obtained from litho simulation runs on test masks.
2.4 Simulation Methodology & Experimental Analysis
In this section we present our linewidth variation-limited yield prediction method-
ology with an overview of the experimental approach & analysis.
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Figure 2.15. Linewidth-based yield estimation methodology
2.4.1 Methodology
Figure 2.15 shows our experimental methodology to estimate the yield due to
multiple sources of variations in todays lithographic manufacturing process. The
analysis involves calculating the probability of a metal line open or short based on
potential line distortion due to lithographic variations. This probability can thus be
used to predict the yield of that metal layer for the die.
The methodology involves parsing the layout and creating feature windows/simulations
regions around a pattern. Density and tilt variation sources are computed based on
the location of the feature window using which the focus and dose at that point of
the wafer is obtained. The linewidth distribution is obtained from the statistical
linewidth look-up table. Using a pattern fault model for shorts & opens and LER
variability information, the yield of a particular feature window and thus the total
design yield is obtained.
A pseudo code used in the design yield estimation methodology is given below.
Circuit yield calculation calculates the yield of the given design Dsgn. Stat CD table
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is a function that reads the CD value from the statistical linewidth CD table created
during the preprocessing step. The function uses interpolation to estimate the CD
value for a required dose (ET ) and focus (FT ). A owchart of the process is shown in
Figure 2.16. The following sections give a detailed description of our experimentation.
2.4.2 Experimentation
We test our approach for various designs using leading-edge industry tools, and
estimate the linewidth-limited yield. The results reported here are based on 45 nm
cell library available freely from NCSU. Layout of circuits used in our experimentation
were obtained using Cadence Encounter tool. The layouts were converted into a sim-
plied netlist format using Capo from University of Michigan. The yield estimation
tool reported here was coded in C++ to run directly o of Capo generated netlist.
The preprocessing step of running multiple lithography simulations for creating POF
look-up tables was done using Mentor Calibre tool. The steps in the yield estimation
procedure are described next.
Pseudocode: circuit Yield Calculation(Dsgn)
for maskL M1 to Dsgn
for each line 2 maskL
for each k 2 lineSegments
Create feature window T for k;
comment: Focus and Dose Estimation from density and tilt info
FT  f(density; tilt);
ET  f(density; tilt);
Yseg  Stat CD table(T; FT;ET );
Yline  
lineSegementsY
k=1
Y SEGk;
comment:Calculate Metal layer & Design Yield
YmaskL  
Y
Yline;
Design Yield,D  
Y
Dsgn
YmaskL
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Figure 2.16. Linewidth yield estimation ow
Figure 2.17. Focus Variation due to pattern density uctuations
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Pattern density calculation - As shown in 2.3.1, the design is divided into
multiple overlapping cells to estimate the change in resist thickness due to pattern
density and hence the dose & focus. At the end of this density calculation, Stine model
is used to translate density to topographical change to compute change in focus in
a given region. Figure 2.17 illustrates defocus (a.k.a. focus variation) attributed to
thickness uctuations in metal and interlayer dielectrics caused by pattern density
uctuations. Figure 2.18 here shows the maximum variation in thickness for various
designs considering single and multilayer density variations.
Figure 2.18. Thickness variation consider single and multilayer pattern density
uctuations
Wafer tilt calculation - Since wafer tilt is a random component, its eect on
the focus and dose of each feature window is calculated during run time. Change in
focus due to tilt is correlated. Thus, tilt is a single statistical parameter for the entire
wafer.
Segmentation, Window creation & Minimization - Each metal line in the
netlist is divided into contiguous segments. A feature window is created around each
segment as shown in Figure 2.7. The dimensions of the feature window is based on
the optical diameter dened as the region within which optical diraction patterns
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of neighboring features will have an impact on a segment. Since we use a 193 nm
wavelength for light source, a square feature window was used where each side is 1
m. Figure 2.19 shows the number of feature windows needed to be processed for the
rst three metal layers for various designs (red bars).
Feature Windows are minimized as explained in section 2.2.3.1. A distinct set
of feature windows are created to minimize the total aerial imaging simulation time.
Figure 2.19 shows the distinct feature window count versus the total feature windows
needed to be simulated (green and pink bars). This ratio changes with the size of
the feature window (i.e the optical diameter considered). A reduced feature window
size will produce less number of distinct feature windows while an increased feature
window size will produce an increased number of distinct feature windows as shown
in Figure 2.19.
Figure 2.19. Number of total and distinct feature windows for aerial imaging sim-
ulation
Care is taken not to reduce the feature window size (optical diameter) as important
optical interactions may be truncated with a smaller feature window size. This will
lead to optimistic aerial image contours and potentially inaccurate yield estimate. To
illustrate this eect, consider a two dimensional mask pattern shown in Figure 2.20.
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If the feature window size was 1 m, the obtained aerial image contour is depicted by
green markers. Now with a reduced feature window size of 600 nm, resulting aerial
image contour (depicted by red markers) is seen to produce near ideal image, proving
optimistic for yield measurement.
Computation of Segment yield - Yield of each segment is computed by look-
ing up the Stat CD table. The CD table consists of the POF distribution of the
segment obtained by running statistical lithography simulation (multiple process cor-
ners). The segments yield are compounded to obtain the preliminary line yield. This
is then compounded with line length based LER probability to obtain the overall line
yield. The LER information was based on results reported in [52].
Figure 2.20. Contour variation due to change in Optical Diameter with (a) 600-nm
Optical diameter (OD). (b) 1-m OD and (c) illustration of change in contour shape
contributing to optimistic yield estimation
The assumptions on process parameters were based on ITRS specication that the
acceptable variation of both dose and focus is10%. This is the case when the process
is within the focus-exposure matrix (FEM) window. ITRS reports that the line edge
roughness of a line is approximately 5 nm [24]. Then, for a reasonably long line of
nominal width 10 nm or below an open fault is very likely to occur (corresponding
to erosion from both edges of 5 nm each). Table 2.3 shows the linewidth-limited
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Table 2.3. Circuit Yield Results
Design
Linewidth-based Yield
1m OD 600nm OD 1.5m OD Single Layer Density
c432 0.99926 1 0.99918 0.99987
c499 0.99911 1 0.9990 0.99979
c880 0.99901 1 0.99897 0.9997
c1355 0.99693 0.9997 0.99631 0.99953
c1908 0.99655 0.99955 0.99585 0.99925
c2670 0.99600 0.9996 0.99537 0.99900
c3540 0.99453 0.9995 0.99400 0.99853
c5315 0.99027 0.998 0.9898 0.99627
c6288 0.98941 0.997 0.988 0.9941
c7552 0.99034 0.9964 0.99 0.99534
AES 0.78791 0.9348 0.7613 0.9014
yield for various circuits. Yield is provided considering single and multilayer density
proles. With multilayer density proles; 1 m, 600 nm and 1.5 m optical diameter
windows were used to predict the yield. The 1m optical diameter was used for single
layer density based yield. As 600 nm optical diameter restricts interactions between
features farther than 300 nm on each side, the impact on linewidth is minimal and
hence the overall yield is high when compared to 1 and 1.5 m OD cases. Also, with
single layer density, the yield is higher compared to multilayer prole. The yield is a
joint function of the line spacing and variations. Figure ?? provides an illustration
of how the yield varies as the simulation progresses. It is observed that the yield
for comparable metal layers goes down as the circuit size increases. This follows an
intuitive pattern.
Simulations were performed to warrant the need for using stratied sampling (S-
S) version Monte Carlo (M-C) for statistical analysis. Verication was performed to
estimate the dierence in yield for sample circuits. Table 2.4 shows the yield values for
3 circuits obtained using rule-based, Monte Carlo and stratied sampling approaches.
The rule-based approach proves to be highly optimistic as it does not include most of
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Figure 2.21. Progression of mask yield against contour count
Table 2.4. Yield comparison
Design
Rule-based Monte Carlo-based Strat-Sampling
Yield %error Yield %error Yield
c3540 0.999923 3 0.9995 1.85 0.99453
c6288 0.999875 2.79 0.993 1.26 0.98451
AES 0.9516 9.06 0.8727 2.53 0.78791
the observed proximity eects. Monte Carlo on the other hand is not too optimistic,
but proves to be unable to predict non-one yield values at multiple segments. This
is solely based on the reason that Monte Carlo typically picks sample points close to
the mean.
Figure 2.22 shows the change in Monte Carlo based yield with increase in number
of sample points used for multi-process corner analysis. It shows that M-C based
yield with the same number of samples as S-S approach is signicantly higher. With
increase in number of M-C samples, the yield tends towards yield from S-S. But it
can be observed that the number of samples required through M-C approach in order
to match the yield obtained by S-S is quite large and can easily become a storage
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Figure 2.22. Comparison between yield progression using Monte Carlo (MC) and
Stratied sampling
issue. Hence it can be safely declared that S-S based yield estimation becomes an
ideal solution.
2.5 Summary
We proposed a novel linewidth-based yield estimation technique for a given layout,
based on a statistical model for process variability. A methodology involving tiling,
stratied sampling and stored response for distinct tiles was used to overcome lim-
itations of current generation of commercial lithography simulators. We considered
multi-dimensional input parameter variations including focus, dose, tilt and layout
pattern density induced non-planarity. Linewidth distribution and LER periodicity
was used to compute probability of failure of a line, which then was used to com-
pute yield of a metal layer and nally the chip. The methodology extends scalability
of the lithography simulators. The line open and short model developed in con-
junction with line edge roughness provides the scaolding for chip yield calculation.
There are many applications that can benet from such yield calculations including
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(i) cost/benet engine to evaluate alternatives during optical proximity correction,
(ii) statistical design rules check, (iii) optical shrink based design migration and, (iv)
basic yield analysis. The results based on the proposed yield model shows that when
layouts are migrated in geometric proportion and when process parameters vary, the
yield decreases drastically. This leads to future quest on automatic design migration
based on feedback from statistical lithographic simulation based yield analysis.
54
CHAPTER 3
STATISTICAL RULES CHECKING
3.1 Traditional Rules Checking
Traditional DRC software perform checks to prevent improper routing of inter-
connect lines. DRC checks also help to mitigate manufacturing printability issues.
The Design Rules Manual (DRM) encompasses the above set of rules that establish
proper mapping between the Design and Fabrication ows [31, 36]. The physical de-
sign layout is the representation of digital circuit interconnections as mask patterns
to be printed on silicon. The patterns are an organized set of features that are con-
strained by a set of geometrical rules (GDRs). Up until 180nm technology, the DRM
was designed under the pretext that any geometrical shape that was in compliance
with the geometrical rules (GDRs) was set to be printable. With technology scal-
ing, feature size decreased signicantly, while the wavelength of light source stayed at
193nm. As a result, Fraunhofer diraction eects became signicant. A set of Resolu-
tion Enhancement Techniques (RET) allowed scaling to be extended. However, RET
dependent proximity eects create pattern distortions. To counter such proximity
eects, pre-distorted mask techniques such as Optical Proximity Corrections (OPC)
and phase shift masking were introduced to deliver correct-by-design polygon shapes.
3.1.1 Design Rules Manual & OPC
First set of OPCs that became of part of the DRM were analogous to GDRs in-
terms of their purpose [36]. These were rule-based OPCs that used the same tool
framework of the existing GDR based design rule checks. As rst-order proximity
eects can be tied to distances between patterns, the rule based (RB) OPC technique
relied on look-up tables and linear equations to compare geometrical distances be-
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Figure 3.1. Traditional DRC (a) Geometry-based checks, (b) OPC checks
tween patterns and perform edge and shape modications of the existing design (see
Figure 3.1).
With further scaling to 90nm and lower, complex proximity eects lead to further
distortions in the mask patterns. Simple rst-order look-up table based OPC was not
enough to mitigate such distortions. A more robust and complex model-based OPC
(MB-OPC) technique was proposed to cover higher order eects of optical proximity
eects. MB-OPC involves corrections based on modeling of the changes that occur to
physical design features during pattern transfer. MB-OPC can be viewed as adding
innite number of rules to the existing GDRs and RB-OPC rules to the DRM. This
step of using lithographic process models, OPC algorithms and manufacturability
specications is now implemented as a full-chip process for improving design yield
and consistency in functional performance.
As the IC industry moved into 65nm and 45nm technology nodes, the number of
new design rules added led to an exponential increase in the total checks needed to
be performed for the design to pass. This led the designers to form a more compact
set of optical proximity rules into DFM guidelines thus leading to what is now called
Restrictive Design Rules (RDR).
56
Figure 3.2. Layout yield metrics (a) Traditional Layout - DRC "pass/fail", (b)
Current generation dense layout with complex yield metric
3.1.2 Restricted and Flexible Design Rules
For past technology nodes such as 250nm and 180nm, the traditional design rule
compliance was expected to provide a pass/fail yield gure vs. feature spacing as
shown in Figure 3.2(a). But with increasing complexity in the number of rules added
to the DRM, an optimum denitive yield gure cannot be provided. It can be seen
in Figure 3.2(b) that the yield has gradually become a non-linear function and a
simple "pass/fail" result does not form a sucient metric for the process. With so
many complex pattern proximity eects, the rules described in the DRM do not lead
to perfect rectangular contours and are still ambiguous to the designer. Reducing
ambiguity in itself leads to DRM explosion. Trouiller et. al [36] show the inability
of OPC and RET techniques to guarantee design model accuracy. Restrictive design
rules are a set of specic guidelines for pitch requirements, number of minimum feature
width patterns over an area etc, that lead to design regularity and thus increased
printability [31]. These RDRs have been currently incorporated into the design ow.
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It was shown by [30] that there is a substantial decrease in 3 variation of feature
width with the use of RDRs in the design ow.
But as RDRs were developed based on pitch and spacing using 1D mask features,
they cannot represent various 2D features that are encountered in the design today. As
process window variation eects are seen to be more complex with 2D features, simple
1D feature based rules are not sucient. Also, the eect of other 2D features within
the optical diameter is also a major cause of distortions that are not considered. To
improve RDR based schemes, a layout printability verication ow using a sigmoid-
type continuous function for yield correlation within regions of the design [67]. This
scheme extracts lithographic "hot spots" based on a yield heuristic that depends
on the maximum, minimum and slope of intensity curves of the feature edge under
consideration. The only drawback of this approach is that the pattern arrays used
to create a library of shapes are highly generic and need not be sucient to predict
features that can occur in real designs.
3.1.3 Impact of Lithographic Process parameter variation on Layout
Due to intrinsic non-linearity of interfering patterns, printed linewidths are highly
sensitive to depth-of-focus, exposure dose, lens aberration and resist thickness vari-
ations. It has been shown that the linewidth printed on silicon varies with depth of
focus, lens position, layout structure and manufacturing process parameters. They
also vary with the adjacent structures within the optical diameter.
However, current physical design rules checkers take a binary approach. The
current approaches have two deciencies:
 When a MB-OPC error is found, the edges and shapes may be marginally
below acceptable. If they are rejected, due to alternative routing/placement,
the layout area may grow and the yield may actually be lower as a result.
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Figure 3.3. CD probability distribution for parameter variation at dierent spacings
 The second problem is that there could be signicant changes to the image as
a result of the process window. Unless this is fully comprehended, a nominally
acceptable shape may turn out to be a yield detractor.
An example distribution from our pre-analysis is shown in Figure 3.3. The goal
during layout process should be to maximize the probability of lithographic yield
which suers when the variance of linewidth increases. In this paper we propose a
methodology to perform lithographic variation-aware DRC using linewidth probabil-
ity distribution as a means to estimating yield of a design. The proposed methodology
also provides a yield recovery scheme by improving the CD distribution of certain re-
gions of the mask in order to meet the overall yield target.
Section 3.2, presents an overview of the Stat-LRC methodology and the con-
stituent steps including creation of library of shapes under variational lithography
and runtime minimization methods. Yield estimation procedure is described in Sec-
tion 3.2.2. Section 3.3 describes the yield recovery techniques. Section 3.4.2 delves
into results. Conclusions are presented in Section 3.5.
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3.2 Statistical Litho Rules Check- StatLRC
The main objective of this paper is to perform statistical design rules check and
yield recovery. Figure 3.4 provides the overview of our approach. The rst stage
involves yield estimation. The rst stage involves yield estimation. The yield of
a mask layer is decided by the yield of the interconnect lines drawn on the mask.
The interconnect lines in turn depend on the yield of its constituent segments. Just
based on geometry and simple rule-based design rules, the yield is a function of metal
length and width. In the presence of sub-wavelength lithography, yield is a complex
function of neighboring polygons and lithographic input parameters such as focus and
exposure dose.
The steps involved in estimating the yield of a metal layer include,
 Stratied Sampling - Stratied sampling is a sampling technique performed on
lithographic input parameters to reduce the number of aerial imaging simula-
tions performed on the mask while preserving required accuracy. (see Section
2.2.4)
 Layout windowing - This involves the process of creating feature windows (FW)
of dimensions equal to the optical diameter (OpDia). OpDia is the region of
inuence of polygons around the current feature. (see Section 2.2.3.1)
 Library of shapes - With stratied sampling and layout windowing, layouts
are parsed to create a distinct set of feature windows. Each low yield feature
window is perturbed to create 4 child masks. 2 child masks with improved yield
and 2 masks with reduced segment yield. These are used in CDF balancing
during yield recovery process. (see Section 3.2.1)
 Error distribution and Yield - The error distribution based on EPE distribution
is obtained at each segment location. This is used to predict the yield of the
segment, the line and hence the mask layer. (see Section 3.2.2)
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Figure 3.4. Stat-LRC Methodology
Well known performance and accuracy issues have been handled here by using
stratied sampling to reduce sampling points while obtaining a CD distribution with-
out sacricing on accuracy. In the second stage, we dene what constitutes acceptable
yield (may also be user input) and compute the CDF of the shape within acceptable
limits. This represents the probability of yield of this shape. If this probability fails
to meet certain threshold, it will be agged for error. If a user decides to override this
violation by manual means or automated thresholds, a marginal shape is accepted in
the design process. This leads to some yield loss. The total such yield loss/gap is
computed before the DRC objective changes to yield recovery.
In yield recovery, the goal is improving CDF of line widths in other parts of the
design such that the design meets the overall yield goal. The process will be continued
until all violations disappear. This allows trade-o poorer width distribution of one
line with excellent width distribution of other lines. When modeled statistically, a
probability density function for printed width of any line can be derived. This is best
done through Monte Carlo simulation. However, Monte Carlo simulation even within
optical diameter tends to be very expensive. Alternatively, we use stratied sampling
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based techniques on lithography input parameters during library of shapes database
creation which is then used to derive probability density function of interconnect
linewidths. A detailed explanation on why and how stratied sampling is used in this
context to reduce computation time is given in the following section.
3.2.1 Pre-processing & Modied Library of Shapes
In order to perform a statistical analysis on metal linewidth, extensive simula-
tion has to be performed at each point on the mask. This is an infeasible task for
today's mask size and feature density[55]. In-stead, as a preprocessing step, we per-
form statistical simulations on a subset of mask regions. Focus and exposure dose
variation are the two most important sources which are random in nature and are
hard to control. All other source of errors can be lumped into these two sources
equivalently [38]. However, line width is not a linear function of control variables
and a multivariate analysis of variation of process parameters is required to obtain
line width distribution. One way to perform this analysis is Monte Carlo simulation.
Monte Carlo based analysis can be used to deduce the eect of such variations by
performing repeated aerial imaging simulation [38]. But, it is also well known that
aerial imaging simulation of layout features is compute intensive and slow. To address
this problem we have adopted a stratied sampling strategy. Stratied sampling is a
technique in which the population/data is split into smaller disjoint set upon which
random sampling is performed.
Figure 3.5 shows our pre-processing technique to create a database of sample and
perturbed masks with their CD distribution. In our approach, we aim at dividing
the input parameter distribution space into dierent strata/zones. The strata are
regions over which the parameter variation is not more than 10%. To nd the CD
distribution, certain number of points is chosen from each zone and lithography sim-
ulation is performed at those parametric values. For a particular reason which will
be explained later, the input focus and dose distribution is oversampled at the tail.
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Figure 3.5. Pre-processing of Sample Mask Feature Windows for populating Library
of Shapes with CD Distribution
In order to derive the impact of changes in focus, the aerial image value is obtained
at each simulation point. A look-up table is created with all the sampled values and
their respective linewidth value at each metal layer. This table is used to predict
the yield for each metal line and hence the metal layer. All original masks and their
CD distribution are added to the database. If a particular sample mask has error
probability below a predetermined user-set threshold, the mask is sent for perturba-
tion. Perturbation involves changing the central polygon's linewidth so that there is a
decrease in the error probability. The method of nding this error probability (POE)
is given in Section 3.2.2. The current mask is incrementally perturbed to obtain the
required POE. All these perturbed masks are added as children to the original sample
mask. These will then be used during yield recovery phase.
3.2.2 EPE Yield Metric
Similar to the techniques mentions in chapter 2, layout segmentation is done
to divide each interconnect into segments based on their neighborhood. Similarly,
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Figure 3.6. Layout Windowing for EPE yield estimation
a layout windowing approach using feature windows as shown in Figure 3.6 and
explained in 2.2.3.1 is performed. A dierent edge placement error (EPE) based yield
metric is dened in the StatLRC approach to predict yield hotspots similar to DRC
rule checkers. EPE is dened as the dierent in the edge location between the drawn
and post-simulation contours.
The importance of estimating yield for regions such as inside and outside corners
of metal lines and line-end shortening problems require the use of EPE instead of
linewidth (LW) in dening the yield metric.
Using the Figure 3.7 shown, the EPE based yield metric from open and short lines
is the given by the equations below,
Open LWAI   LWR Sopen  LWdrawn (3.1)
Short EPEL1   EPEL2  SpE2L (3.2)
Upon nding the yield of line segment, the mask yield is obtained using all the
line yields.
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Figure 3.7. Yield metric based EPE for eective bridging analysis
3.2.3 Lithographic-Yield Hotspots
Upon investigating the yield of each mask layer, the next stage is to provide the
user with hotspots in the design. The hotspots are identied based on a user-provided
segment yield threshold. Since typical threshold levels for a manufacturable feature
window is known to the user by perusing the library of shapes, a reasonable yield
metric is required to identify such regions. The yield hotspots identied in each mask
layer are ranked based on their severity and impact on the mask layer yield. Care
is taken not to have a very high segment yield threshold, as the number of hotspot
regions may explode leading un-resolvable design.
3.3 Yield Recovery
Aim of the yield recovery process is to improve EPE of hotspot regions in-order
to improve overall mask layer yield. This is accomplished by moving polygons within
the neighborhood without impact DRC guidelines. In essence, child masks from the
library of shapes are used to replace aected regions.
Lithography hot-spots are regions in the mask that have POE above the maximum
allowable for a segment in that layer. The POEseg is decided based on the required
mask layer yield for the design and the number of polygons in that layer. A mask with
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large number of patterns has a higher POE constraint set on its segments. During
this process, the yield gap i.e the dierence in required mask layer yield and the
current yield is constantly updated. Once all polygons have been analyzed, the yield
for the layer and the list of "hotspots" are provided in the error report. Based on
user interaction and mask layer yield threshold, identied hot spots are marked for
recovery. The hotspots are arranged in decreasing order of POE. During this process,
the yield gap is again monitored for changes. The yield recovery phase involves the
examination of regions that have been deemed to be problematic or "lithographic
hot spots". The main aim here is to increase the CDF of hotspots to such an extent
that the overall mask layer yield function is improved. Hotspots are analyzed to
increase their CDF in the order of decreasing POE value. So the region with highest
POE is rst analyzed and CDF of perturbed versions of this segment is used. It is
important to note that the perturbed cases are just changes to the critical feature
without aecting the DRC of the region. Perturbed patterns of the each lithographic
hotspot are found in the Library of Shapes and applied to the design to improve the
yield.
Pseudocode: recoverMetalLayerYield(GDS; yieldHotSpots)
while metLayerY ield 6> reqThreshold
do
for each polygon 2 yieldHotSpots
STEPA : changePolygonWidth(polygon);
performDRC(polygonFeatureWindow);
polygonCD  lookupLayoutShapesDB(FeatureWindow);
modifiedY ield estimateSegmentY ield(polygonCD;FeatureWindow);
if modifiedY ield > yield(polygon)
then continue;
else changePolygonWidthOfOtherPolygons(FeatureWindow);
go to STEPA;
As this process iteratively increases the overall yield function by increasing the
CDF of hotspots, the program will continue making changes to the hotspots even
after achieving the required mask layer yield goal. The user can also intervene to
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Figure 3.8. Yield recovery process for necking and bridging hotspots
stop the process when the required metal layer yield is achieved. It may be found
that even in the presence of such lithography hotspots, the yield level set for the layer
Ylayer may be achieved. It is left to the discretion of the user to decide whether such
areas have to be listed for further yield recovery. Figure 3.8 shows the CDF for two
lithography "hotspots" where the necking and bridging occur.
3.4 Experimentation and Results
3.4.1 Experiments
In this section we discuss our simulation environment. We target designs from
ISCAS85 circuits and other freely available larger designs: AES. The target technol-
ogy for our design is 45nm. Designs were synthesized to the 45nm technology using
Synopsys Design Compiler. Cadence SOC Encounter was used to obtain layouts for
each of the designs. The scheme proposed here focuses on metal layers 1 to 4 as prox-
imity variations and pattern density eects are pronounced in these layers. The metal
layers were extracted from GDSII using C++ libraries from SoftJin. This allows us to
focus on a critical layer of interconnects for this study (totLithoAectedMetLayers).
The pre-processing step involved the creation of a Library of Shapes database.
The database contains sample mask features, perturbed masks and their CD distri-
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butions. Sample masks were created and lithography simulation was performed using
LithoWare from KLA-Tencor. Layouts from the available benchmark suites were also
used to create sample mask features. Each mask is simulated with dierent input
parameter values obtained from stratied sampling. Preprocessing of each mask took
< 10s. This CPU time is also dependent on the number of samples obtained from
stratied sampling. The CD values obtained from lithography simulation are tted
to a Gaussian distribution and the POE for a short or open is obtained based on the
segment yield model (Section 2.2.1). The rest of the software was written in C++
and TCL was used as an interface to LithoWare. GDS les were used as the input
formats all layouts.
3.4.2 Results
The Stat-DRC program was run on a set of benchmarks. The pre-processed
Library of Shapes database is used to compare patterns in the current layout and
obtain POE information for each segment. The segment POEs are multiplied with
LER failure probability to obtain the yield of line. The mask layer yield is the product
of all the polygon yields in that layer. It was seen that for a highly dense metal 3
line, the overall yield of the layer was comparatively higher than the yield of mask
layer 4 which had a number of irregular patterns (see Table 3.1).
Table 3.1 above shows the design target/constraints and obtained yield before
recovery for circuit c6288. The table shows that the number of problematic regions
is less when the design is highly dense and metal layers obey the track rules for that
layer. When comparing metals 2 and 3, it can be seen that, though they have the
same pattern density, since then number of polygons is more for metal 2, its yield
is aected. For an example design, after processing it for initial Stat-DRC yield
evaluation, two locations that have a bad CDF for open and short is shown in Figure
3.9. From the gure, "open metal CDF" is the CDF of the line with necking and its
POE was found to be 0.483. This was well above the required POE for that layer
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Table 3.1. Example Circuit Design Target & Layer Specic Yield
Design Targets (ex. c6288)
Number of Polygons (Pcount) 15155
POE Threshold for a segment 0.02(open), 0.09(short)
Yield Target for a design
Pcount<100,000 0.9998
Pcount>100,000 0.985
Analysis Example (c6288)
Metal Layer Yield (unrecovered) Regions% Problemabtic Regions%
Met1 0.99467 5.3 3.5
Met2 0.9765 50.5 10
Met3 0.9777 42.7 10
Met4 0.9617 1.5 12
of 0.15. Hence the Library of Shapes database is searched for perturbed child masks
of the current parent mask to obtain a better CDF. A perturbed child masks (mask
with central linewidth of parent changed - see Section 2.2) with CDF of 0.1387 was
found. This leads to an increase in the yield of the metal layer. Similarly, "bridging
metal CDF" had a POE of 0.1654 leading to reduction in overall yield. The segments
CDF was improved to 0.007797 during the process of reaching the required metal
layer yield. The recovered POE for two locations compared to their actual value and
the ideal case is shown in Figure 3.9. It can be seen that the global goal of achieving
the desired mask layer yield is primary and attaining individual ideal POEs is local
and iterative.
In our analysis, we found that by lowering the required POE threshold to pass
DRC, the number of hotspots reduced by the mask layer yield was drastically aected.
For example, by increasing the required POE by 20%, we found a 1.5X reduction in
the number of hotspots on average. Now, when stringent constraints on the POE are
placed, the number of hotspots increase but the yield improves. In order to reduce
the number of hotspots, the user can allow certain faulty segments that are in the
bottom half of the POE table without making perturbations to them. This will not
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Figure 3.9. Segment CDF Estimation and Recovery
reduce the overall yield drastically but can help the program to arrive at feasible
solution with less number of hotspots.
3.5 Summary
In this chapter we have described a novel methodology to perform Design Rule
Checks based on statistical variation of lithographic input parameters. The method
takes the ILD thickness and wafer tilt variations into consideration during yield es-
timation. The use of CDF in striking a balance across dierent regions of a mask to
satisfy a global constraint is the rst of its kind in DRC analysis. We are currently
working on a fully automated layout correction scheme.
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CHAPTER 4
ELECTRICAL-DFM METHODS FOR PARAMETRIC &
RELIABILITY ANALYSIS
4.1 Introduction
Early DFM solutions relied on abstract DFM models to predict functional yield
based on lithographic variation. Examples include CMP induced thickness variation
induced impact on layout patterns, changes in critical area (CAA) due to linewidth
variation to name a few [37, 22]. These models do not require lithographic pro-
cess parameters and allowed separation between design and manufacturing worlds to
continue other than through the design rules manual (DRM). Not until the 90nm
technology node that the impact of pattern variations was observed in design electri-
cal parameters [65]. This issue of electrical DFM lifted the curtain between design
and manufacturing, leading to more bidirectional information transfer. Issues such as
linewidth, gate length variation, diusion rounding, LER and their impacts on design
parameters such as performance, delay and reliability have increased the need for
ecient electric DFM methodologies. The primary goal of such reliability method-
ologies is the predict reliability defects eectively well ahead in the process cycle.
Electrical DFM methodologies on the other hand, aim to enhance performance while
maintaining the specied pattern delity requirement for circuit robustness.
4.1.1 Impact on parametric analysis due to Lithography
Bidirectional information transfer involves passing process information and vari-
abilities upstream to the circuit design process and required variation tolerance for
design parameters downstream. Recent work on lens-aberration and defocus aware
timing and leakage estimation are examples of bidirectional information ow [43].
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These works rely on upstream information from the foundry for better design opti-
mization. Functional yield estimation has traditionally relied on layout data. Such
yield data has been shown to be useful to perform eective OPC at polysilicon and
metal layer masks [14].
It has been reported that process variation reduces yield at target design per-
formance [2]. To address this problem, designs rely on performance guard-banding
to set cycle time targets. Choosing a large performance guard-band shrinks target
clock-period which leads to upsizing of devices and consequently greater power dissi-
pation. Thus, there is a need for parametric yield estimation based on performance to
estimate the size of the required guard-band. To perform this more eectively, electri-
cal DFM methodologies are incorporated into the design cycle to predict parametric
failure hotspots. In this work, we aim to look at both gate delay and path delay
variations due to polysilicon layer and metal interconnect layer linewidth variation.
4.1.2 Impact of Linewidth variation on Design Reliability
With technologies at 45nm and beyond, the divergence between intent on the
mask and imprint on the wafer is growing. For example, a drawn line may be rect-
angular, while the printed line may have one or more points of constriction. Two
identically shaped drawn lines may dier in number and extent of such constriction
points on printed layout and hence, dierent MTTFs. Thus analysis which is based
purely on drawn layout may miss such details. The working hypothesis is that the
calibration and guidelines created using the "drawn" mask model does not provide a
good estimate of actual EM failure susceptibility. It is known that due to the failure
of nding a are-free shorter wavelength light source for features lesser than 90nm,
proximity eects in lithography have been introduced. Proximity eects are caused
due to interactions between the diraction patterns of neighboring polygons. Var-
ious techniques to help improve the printability of features that include resolution
enhancement techniques (RET) such as optical proximity correction (OPC), phase
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shift masking (PSM) and o-axis illumination (OAI) are being used currently. Even
in the presence such "tricks", the printing of non-rectangular features in the wafer
still continues. There is a need for the designer to take into consideration that reli-
ability of an IC is highly dependent on the patterns being printed on wafer and not
just based on "drawn" dimensions. With growing concerns about reliability eects
due to variations in photolithography and other manufacturing steps, it is impor-
tant to pay attention to predicted layout. We suggest a new Design for Reliable
Manufacturability approach to address this issue.
4.2 Statistical Lithographic Timing Analysis
This parametric performance yield estimation technique relies on detailed design
information such as static timing data and internal net parasitics (RC), but performs
lithography simulation at various lithographic process corners to estimate the range
of variation of circuit parasitics and timing slacks. This information is processed to
estimate parametric yield.
4.2.1 Parametric Yield Estimation
The proposed electrical DFM methodology for parametric yield estimation in-
volves three steps: (a) the use of wire load model and circuit simulation to identify
sensitive nets that can easily lead to timing failures, (b) aerial imaging simulation
to obtain post-lithography contours of these sensitive nets, and (c) identifying the
subset of such nets that are truly susceptible to variation due to their own and neigh-
boring geometries, nally (d) formulating design parametric yield by creating a line
shape-to-parametric yield model.
There are multiple technical problems to be solved to implement the above so-
lution. First, there is no established relationship between probability of shape of a
line and parametric yield. Second, lithographic process simulation is capacity lim-
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Figure 4.1. Parametric Yield Estimation Methodology
ited; more suited for a library cell rather than a design layout. Third, the simulation
processes is not only capacity limited but also veritably slow. Fourth, the intercon-
nect layers cannot be simulated independently. It is important to consider inter layer
interaction and intra-layer correlation eects. The chief contribution in this paper
is to model the connection between line shape and yield and obtain probability of
line shape from statistical litho simulation, overcoming all the limitations described
above. Figure 4.1 provides a simple block diagram of the parametric yield estimation
methodology.
4.2.1.1 Net Sensitivity
The rst step in the process of obtaining parametric yield is to nd the nets that
are sensitive to resistive failures. We make an assumption that transistors have been
desensitized to variation by (i) fracturing each transistor into multiple ngers and
by (ii) regularizing the polysilicon structures in a cell and (iii) margining the cell
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perimeter space with control structures to reduce variation. Resistive failures can be
caused by resistive opens or bridges. These resistive faults can manifest as modied
delay at the output. The delay change can cause setup/hold time violations that may
lead to faulty circuit behavior.
Figure 4.2. Interconnect path between two gates (a) consisting of two metal layers,
(b) Elmore-delay model for the path shown in (a)
Two main contributors to circuit propagation delay are gate delay and path delay.
Gate delay denes the input to output delay of any gate. This varies with the com-
position of the gate (i.e. transistor length/width, stacked transistors) and the output
load capacitance. Path delay includes not only gate delays but also delay due to the
interconnection between two gates. Interconnects in a circuit between the output of
a gate G1 and the input of fan-out gate G2 as shown in Figure 4.2(a) can consist of
multiple layers of metal depending on the distance between the gates in the layout.
R-C extraction of the layout provides a realistic estimate of the path delay. Static
timing simulators use extracted parasitic (RC) information from the layout for circuit
timing verication.
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Resistance and capacitance of each net/interconnect depends on the length and
width of the metal line segments. In order to obtain the path delay between gate
G1 and G2, consider the delay model as shown in Figure 4.2(b). The resistance and
capacitance of the interconnect between gate G1 and G2 is modeled using the Elmore
-model. Let RPATH , C1 and C2 form the -model, RN1 be the resistance across the
pull-down network of gate G1 and CLOAD be the load capacitance provided by gate
G2. The path delay tPD can be given as,
tPD = (RN1 ? C1) +RPATH (C2 + CLOAD) (4.1)
Any change in these parameters will induce change in path delay. Sensitive nets
in the design are identied by perturbing the interconnect lengths and widths of all
the nets in the design. Any net that induces a substantial change to the design timing
causing either a setup/hold time failure will be classied as a sensitive net. These
constrains can be given by,
tPD = (RN1 ?C1) + RPATH (C2 + CLOAD) (4.2)
Vnet =
8><>: tPD +tPD > setuptimeslacktPD +tPD < holdtimeslack (4.3)
As perturbation cannot be performed by modifying the layout and re-doing the
extraction process, an Elmore-delay model is used to obtain actual R-C information
for each net. This is then fed into static timing simulator to analyze impact of delay
perturbation. Path delay obtained using the static timing simulator is replaced with
newly perturbed values to verify overall design timing. The procedure is repeated for
each net to check its sensitivity to linewidth variation. Once the sensitive nets are
identied, statistical lithography simulation is performed on the constituent metal
interconnects to obtain linewidth variation.
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This approach is better than simply relying on timing slack, because there may
exist areas of the design with low timing slack, where the delays are insensitive to
interconnect parameters.
4.2.1.2 From Line Shape to Parametric Yield
For the sensitive lines obtained above, we perform aerial imaging simulation by
varying lithographic process parameter. The lithographic process parameters such as
focus, dose, resist thickness are assumed to be independent and follow normal distri-
butions. Thus, each input parameter vector has a likelihood of occurrence. Aerial
imaging simulation produces predicted shapes for a given parameter vector. The set
of input parameter vectors and their probabilities dene the probability distribution
of resulting linewidth. To reduce the number of simulation points, stratied sampling
is used (section 3.2).
Linewidth distribution in turn denes a R-C distribution. R-C distribution in turn
denes a delay distribution which determines parametric yield. The main technical
issue here is correlation between process parameters in segments constituting a path.
Remaining issues relate to performance. First we describe how the performance issue
is addressed. The correlation discussion is deferred until section 3.3 In the rst step,
a line is fractured into segments based upon its geometric neighborhood This involves
a tiling process similar to others published earlier and is not included here [26]. The
post-lithography segment width is obtained from imaging simulation. The above is
repeated for multiple input parameter (i.e. focus, dose etc) values. The segment
linewidths are used to t a distribution. The steps to connect linewidth variation to
parametric performance yield are:
 Statistical lithography simulation of metal interconnects to produce a distribu-
tion of the linewidth.
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 Create new wire-load model with driver and load information and the linewidth
distribution.
 Input new post-litho path delay information for each net to obtain the overall
design timing.
 Using setup and hold time information of the design, their failure probabilities
are estimated (PS/H).
 The parametric yield can be obtained by using the above value and the obtained
post-litho delay distribution.
Pparam = 1  PS=H (4.4)
4.2.2 Fast Imaging Simulation & Hot-Net detection
The proposed yield modeling methodology is based on lithography simulation.
Lithography simulation is used to predict printed shape on silicon based on mask
patterns. It requires electromagnetic eld modeling for optical diraction analysis,
vector modeling of partial coherent imaging, polarized illuminations, Zernike aberra-
tions, Jones pupils and are analysis, as well as numerical modeling of photoresist
development. Thus comprehensive litho simulation is expensive. We used a wavelet
based fast litho solver obtained from Rodrigues et. al [50].
4.2.2.1 Fast Lithography Simulation using Wavelets
To eectively generate post lithography linewidths with reasonable delity and
compute time, we use a wavelet based fast lithography simulation technique. Aerial
imaging simulation is performed to estimate the location of the feature edge. Aerial
imaging simulation consists of rst order approximations of the optical system includ-
ing the source, lens and pupil functions that are modeled into a kernel function. As
the optical system parameters are xed for a step-and-scan phase, the kernel function
is pre-computed to minimize compute time.
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Figure 4.3. Illustration of (a) Aerial imaging simulation region for point P, (b)
SOCS type upper right rectangle lookup based intensity computation
In fast lithography simulator, the kernel is modeled as a sinc2 wavelet (W(x,y)).
Selection of sinc2 wavelet is based on single slit diraction experiments. The scale
property of the wavelet is dependent on the optical system parameters. Analogous to
the kernel functions in commercial fast lithography simulators, the wavelet is xed for
a particular system. The mask is represented by the transmission function MT (x; y).
This has binary values for the presence/ absence of patterns. 1 represents regions
where the light is allowed to pass through and 0 represent regions where light does
not pass through, thus indicating the presence of a polygon.
Partial coherence of incident light is used in optical lithography for increased
resolution of images. A simple approach of model partially coherent systems is to use
a sum of coherent system approach (SOCS) [14]. The aerial image intensity value of
Q coherent systems is given by,
I(x; y) =
Q 1X
i=0
X
x
X
y
MT (x; y) W (x; y; a) (4.5)
Where a in the wavelet function is the scale parameter. The intensity at a point P
in the mask can be obtained by using the upper right rectangle technique [14]. This
method, illustrated in Figure 4.3 above shows that the intensity of the aerial image
at P (IP(x,y)) is the sum of contributions from rectangles (MTx) within an optical
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region of inuence (Icontrib) subtracted from the maximum intensity value (Imax).
This is given by,
IP (x; y) = Imax   IrectContrib (4.6)
IrectContrib =MT1 W  MT2 W  MT3 W +MT4 W (4.7)
Figure 4.4. Estimating linewidth using aerial image intensity prole
Linewidth is estimated using a constant threshold resist (CTR) model. The model
sets edge of a line at 30% of the peak intensity amplitude. The estimation of feature
linewidth is illustrated in Figure 4.4.The ITH value varies with the exposure dose used
in the process. Empirical analysis using sample masks was performed to obtain the
ITH value for the range of exposure dose values used in the statistical simulation. It
has been shown that this wavelet based simulator has good delity with respect to
available commercial simulators like PROLITH [48] and Calibre [10].
4.2.2.2 Hot-Net Detection
With increased density in designs today, the susceptibility of interconnect line to
become resistive opens/bridges have become high. Increased density also leads to
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cross-talk due to coupling capacitance between signal lines. Cross talk can be helpful
or destructive for design timing based on how the aggressors act on the victim nets.
In the previous section, it was detailed that sensitive nets are ltered by performing
perturbation checks on each net to predict the worst case delay changes on its path.
Any path delay that violates the hold time or arrival time criteria was classied as
sensitive.
Figure 4.5. Illustration of \hot-nets" that may induce a resistive bridge causing
potential timing failure
Statistical lithography simulation performed on these sensitive nets (VNET ) pro-
vides a better look at how the linewidths may actually vary. These sensitive nets are
further ltered out into hot-nets that can cause substantial change to the linewidth af-
fecting design parametric yield. Hot-net are interconnect segments where the linewidth
variation is extreme, and corresponding path delay changes are large. An example
post litho contour forming a potential resistive bridge at a particular segment of a
hot-net is shown in Figure 4.5. Hot-nets can be detected by using EPE metrics or
actual linewidth values. For the purpose of this linewidth based parametric yield
analysis, we use a width based approach to predict regions that can make a sensitive
net into a hot-net.
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4.2.3 Experimental Study
Experiments were performed on dierent designs of varying sizes. ISCAS85, IS-
CAS89 and OpenCores benchmark circuits were used in this approach. The GDS lay-
outs were generated using Cadence SOC Encounter [16] and 45nm FreePDK obtained
from Nangate [1]. Synopsys Primetime [47] was used to perform timing simulation
of the circuit. Resistance and capacitance information based on extraction and those
based on the Elmore delay model were tted into SPEF le formats for ease of use
with commercial timing simulator like Primetime. Lithography simulation for sen-
sitive nets with interconnects in each metal layer were performed using an in-house
wavelet-based aerial imaging simulator. The change in focus at particular segment of
the layout is implemented as a perturbation from zero defocus. Change in exposure
dose also aects the linewidth. The exposure dose change is used in estimating the
edge location of post-lithography contours. For each design the following steps were
performed to obtain design parametric yield.
 Perform RC extraction of the layout and feed into the timing simulator to obtain
circuit timing. Hold time and setup time constraints on the design are obtained.
 Create an Elmore -model of each net using the RC information, driver gate
strength, contact resistances and the fan-out load capacitance.
 Resistance and capacitance of the -model are perturbed to observe change in
path delay values. Any variation that causes timing violation leads to a sensitive
net.
 A Gaussian distribution is assumed for lithographic input parameters variation.
Input parameters under consideration are focus and exposure dose.
 The design is divided into correlation regions using pattern density and the 
change from nominal at each location is noted.
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 Sensitive nets are parsed and the simulation regions are marked for aerial imag-
ing simulation. Statistical lithography simulation is performed on each of these
nets.
 The linewidths obtained are tted to a Gaussian distribution.
 Elmore -models are recalibrated for each net based on the linewidth distribu-
tion to obtain path delay distribution at a primary output of the design.
 Finally, the design parametric yield is obtained using the hold time and arrival
time constraints.
Figure 4.6. Example plot of a linewidth distribution
A example linewidth distribution at metal layer 2 of a particular net is shown
in Figure 4.6. It can be observed that the multiple focus values produce smaller
linewidths. This may cause an increase in resistance leading to changes in path delay
numbers. This variation if propagates to the output can aect the design parametric
yield. It must be noted that linewidth distributions of various nets in the design is
used to compute the nal delay distribution. Hence in this case, if there are sensitive
nets that can increase the resistance is some other region, along the same path to the
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Table 4.1. Arrival time variation for a few designs
Design Total Nets SNETS tAT (ns) tATPL(ns) 3(ns)
c5315 1056 74 1.54 1.56 0.074
c6288 2399 203 4.09 3.97 0.093
s38584 8731 287 5.78 6.02 0.281
AES 20277 1799 10.75 11.41 0.71
primary output, the distribution shown in Figure 4.6 may not have an impact on the
nal yield value.
4.1 shows some experiments performed on a set of designs. The table provides the
total number of nets in the design to the total number of sensitive nets. The arrival
time information and timing variation information for each circuit is also provided.. A
substantial decrease in the number of simulations can be observed when Vnet ltering
is done. tAT denotes the nominal arrival time of the circuit at a particular primary
output. tAT  PL denotes the mean of the arrival times at the same output obtained
from the post-litho delay distribution. It can be observed that the mean arrival
time after lithography simulation is diers largely with increasing number of sensitive
nets. 3 variation shows the amount of variation possible on hot-nets in the design.
These values are obtained under the condition that gate parameters are desensitized
to variation. Consider the case of the circuit AES. From 4.1, it can be seen that the
nominal arrival time is 10.75ns and the mean and 3 variation in arrival time observed
due to interconnect linewidth changes in post litho contours are 11.41ns and 0.71ns
respectively. The nominal and mean frequency of operation for this design may be
93MHz and 88MHz respectively. Designers are typically advised to set a frequency
guard band equal to 10% of the nominal frequency. This will amount to 102MHz as
the clock frequency and 9.7ns as the max clock period. This creates a burden on the
designer to produce within the shortened clock period leading to increased gate sizing.
With knowledge of actual arrival time variation information, the guard band need to
be set only to 93MHz, thus keeping the clock period within reachable range of 10.7ns.
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A 2.4X reduction in timing variation is observed in this case when compared to a
generic 10% worst case variation. This shows the validity of the proposed approach.
Figure 4.7. Estimate parametric yield using output delay distribution for circuit
s38584
Figure 4.7 shows the plot of the delay distribution at a critical primary output of
an sample design used in this analysis. The yield here is obtained by estimating the
probability of timing failure. The probability of timing failure is given by the amount
of slack present in the design. The timing failure can be triggered either by hold time
violations or setup time violations at the output observing latch.
4.3 Electromigration Calibration through Layout Analysis
4.3.1 Electromigration Preliminaries
Electromigration is dened as mass transport through a conducting material under
the inuence of an electric eld[6]. Flow of current through conducting material such
as copper causes electrons to move along the opposite direction. These electrons
may scatter at imperfections within the lattice, such as vacancies, grain boundaries
and dislocations. The scattering accelerates the electron movement establishing a
force with drift velocity termed as wind force. The wind of electrons in the opposite
direction of having momentum equal to or greater than the strength of current ow
85
Figure 4.8. Illustration of (a) Momentum transfer between electrons and metal ions,
(b) Formation of voids and hillocks due to movement of metal ions
tends to dislodge metal ions creating vacancies in some regions and hillocks in regions
where the metal ions settle[35].
The movement of electrons causes divergence in atomic ux creating a discrepancy
in the number of atoms leaving and entering a given volume of metal. When the
atomic ux entering a given region is lesser than the ux leaving it, there is depletion
of matter leading to the formation of voids, termed as opens. When the incoming
atomic ux is larger than the one leaving a particular region, there is accumulation of
matter, causing hillocks to form. When the hillock formation continues/aggravates, a
bridge between adjacent, electrically disconnect features may occur to form a short.
Figure 4.8 illustrates the direction of electron ow with the formation of voids and
hillocks.
It has been observed that EM is an important contributor to IC interconnect
wear outs causing electrical opens and shorts [6]. The presence of high temperature
elevates the momentum of opposing electron ow increasing the susceptibility of the
metal interconnect to voids and hillocks. Due to the dependence of EM on mass
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transport and temperature, the mean time to failure for device due to EM is given
by[6],
MTTF = AJ nexp

Ea
kBTmetal

(4.8)
where J is the current density of the region, A is a constant dependent on the
manufacturing technology, Ea is the activation energy specic to the metal being
used. kB is the Boltzmann constant and Tmetal is the metal temperature expressed
in Kelvin. The value n is dependent on the cause of EM failure such as temperature
induced or structural deformity or conductor properties. n takes a value of 1.2 for
copper interconnect lines.
Electromigration susceptibility is measured based on the current density in the
metal line. Current density in turn depends on multiple parameters. These param-
eters include: (a) Strength of the current ow, (b) Dimensions of the interconnect
line, (c) Activity factor. The current density equation can be given as,
J / Cox=coupVdrive
W H  Asp (4.9)
where, Cox=coup is the oxide/coupling capacitance between the adjacent wires, Vdrive
is the drain voltage on the wire, W and H being the width and height of the wire
respectively. Asp is the activity factor for the wire/node under observation.
The current ow can be alternating (AC) in the case of signal lines or direct (DC)
in the case of power lines. Electromigration analysis may involve various current
models based on the frequency of operation of the circuit: (a) when a circuit operated
below 1Hz or so, the root mean square current model is used, (b) when above the
1Hz range, an average current model is used, and (c) in the presence of high spikes
due to electro-static discharge (ESD), peak current models are employed [32]. The
root mean square model is used for nets that have DC current ow through them.
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The RMS current model does not take self-heating/joule heating into consideration.
The RMS current with activity factor Af and clock period Tclk is give by[69],
Irms =
r
Av
Tclk

Z T
0
i(x) dx: (4.10)
The average current model includes self-heating due to alternating currents and hence
is typically used for EM analysis on digital signal nets. The average current equation
can be given by[69],
Iavg =
Av
Tclk

Z T
0
i(x) dx: (4.11)
The strength of the current ow can be determined by the maximum voltage on
the wire and strength of the gate driving the wire. The strength of the driving gate
can be simply calculated from the width of the PMOS/NMOS at the nal stage of the
gate. The wire may be capacitively coupled with adjacent interconnect lines. Due to
crosstalk between the lines the eect of an adjacent aggressor line may also have an
impact on the current owing through the wire under observation. The dimensions
of the line including the width and height contribute to the area being aected.
Any reduction in the area leads to increased current crowding, thus reducing MTTF.
Another important contributor is the activity factor. Lines with high activity have
increased current ow and thus higher susceptibility to formation of voids/hillocks.
For example, an INVX1 cell has a transistor width of 1x the minimum width for
the technology whereas a INVX8 cell can 8x times the width, hence providing higher
drive current. The worst case scenario for electromigration happens when a high drive
strength gate drives a long thin wire with large activity factor.
Rest of the paper is organized as follows: In 4.3.2 we discuss traditional approaches
to EM calibration and analysis. In 4.3.3 we present EM calibration methodology and
layout analysis based on litho-simulated layout. Results are reported in 4.3.4.s
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Figure 4.9. Types of EM model calibration
4.3.2 Traditional Electromigration Flow
Any electromigration ow involves two major steps: (a) Calibration of EM model
and (b) Analysis of given design layout. Calibration incorporates the process of using
test structures and performing metrology on manufactured dies. Calibration also
involves failure analysis (FA) of ltered dies using destructive and non-destructive
techniques. The objective of calibration is to t the model parameters using data
obtained from metrology and FA.
This model is used in reliability verication step, to identify violations and and
x wire sizes. The following two sections will delve into the traditional approach of
EM calibration and analysis.
4.3.2.1 Calibration
Calibration may involve multiple steps that include: (i) Failure analysis on l-
tered dies, (ii) in-line/in-situ metrology on test structures, (iii) electrical linewidth
metrology (ELM) followed by (iv) parameter extraction and model tting. Figure 4.9
provides a sample ow for various EM model calibration methods.
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The rst ow involves the process of drawing test structures on the chip having
multiple wire dimensions and gate drive strengths. The chips are manufactured and
then put through the burn-in chamber to accelerate aging[39, 70]. Input voltage
under high temperature is typically applied during the burn-in process. This process
provides an indication towards the mean time to failure (MTTF) for each type of
test structure. By categorizing the test structures based on their widths, multiple
interdependent parameter behavior can be observed. Using the failure data interval,
parameter tting is done to calibrate the reliability model.
Failure analysis/metrology based calibration aims to use screened dies after wafer
sort to perform chip reliability measurements. The measurement techniques may
be destructive or non-destructive. Destructive tests aim to accelerate aging of the
chip within a very short time span to calibrate reliability models. The chips are
put under thermal stress in a burn-in chamber while high current density is induced
through input pattern application. As measurements cannot be performed within the
thermal stress chamber, IC failure rate/time is used as a means to calibrate EM. Such
destructive techniques fall under thermal stress-based EM testing methods termed as
Wafer Level Isothermal Joule Heating (WLIJL) and Breakdown Energy of Metal
(BEM) techniques[13, 32].
Two important classes of non-destructive EM testing techniques mimicking real-
life thermal stress scenarios include low frequency noise measurement and in-situ
high resolution resistometric measurement[69, 13]. In the low-frequency noise mea-
surement technique, a constant DC voltage is applied as input while a noise due
to metal imperfections is observed at the output. If the noise response due to EM
change is high, faster EM failures are indicated. The low-frequency noise measure-
ment technique does not produce measurements that can directly relate to EM failure
prediction, hence used in conjunction with other MTTF based techniques. Resistance
changes in the presence of low current density and high current density is used to mea-
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sure the reliability failure susceptibility of an interconnect line. The two classes of re-
sistomertic measurements are 'absolute' and 'bridge' based measurement techniques.
In both these techniques, the presence of low/high current density and thermal stress
may induce both positive and negative change in resistance classied as reversible and
irreversible resistance change processes. The simultaneous occurrence of the processes
causes discrepancies during the resistometric measurement. By discarding interfering
processes, EM changes can be observed due to resistance variation in the presence of
multiple current density values.
TCAD based ows have been developed to create EM models based on simulation
using eld solvers. One example TCAD ow involve three majors steps: (a) Void
nucleation, (b) void evolution and (c) void growth. More details on existing and new
TCAD ows can be obtained from Ceric et.al.[11]
4.3.2.2 Design Phase Analysis
Design phase analysis involves two chief steps: (a) Electrical Rules Check (ERC)
- a pass/fail check done for each unit/at module level and, (b) Reliability Verication
(RV) - also a pass/fail test done at the full chip level, where the violations are xed.
Electrical Rules Check is primarily comprised of checks for n-well/p-well and dif-
fusion placements and antenna rule violation checks. Electromigration checks may
also be performed within the ERC framework for eective standard cell placement
and routing preventing high current density areas. ERC is performed at individual
module level by module owners within a design team. The designer runs the module
through ERC and is provided with a report consisting of probable electromigration
related failure sites. A variety of EM analysis tools are available that perform elec-
tromigration checks at varying levels of speed and accuracy. The simplest of them
all is a method that predicts worst-case current density values without using driver
information. This method is the fastest, but current density values produced may be
pessimistic. An improvement of this method can be obtained by considering activity
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factor. A better approach is to consider driver information, activity factor and device
current by performing active circuit simulation to obtain values of average, RMS and
peak current densities. This is the most accurate of the three methods, the success of
which depends on appropriate pattern selection for dynamic simulation. This method
is also time consuming compared to the other two because of spice level simulation.
Reliability Verication is an integral part of the design process. Comprehensive
checks must model power grid networks for DC current ow and signal lines for AC
current analysis. Module level ERC analysis does not provide a reliable estimate
of high current density locations at the full-chip level. Reliability Verication based
electromigration analyses obtain current ow information through static and dynamic
full-chip analysis to determine current crowding and joule heating at various power
grid to device contacts that can be used to predict interconnect failure rate and/or
chip lifetime characteristics. RV algorithms can be extended to x EM violations
using standard approaches such as re-routing around congested areas or widening of
metal lines.
In the next section, we summarize traditional electromigration calibration and
analysis based on drawn, pre-OPC layout and the proposed calibration and analysis
method based on predicted layout.
4.3.3 Analysis for Reliable Manufacturability
The current printability issues are attributed to sub-wavelength lithography and
its extreme sensitivity to manufacturing parameter variations such as focus, exposure,
resist thickness and planarity. Line-end shortening and corner-rounding problems
have been around for some time. Line-edge roughness issues associated with narrow
lines also compound reliability problems. The industry has been using resolution
enhancement techniques (RET) such as optical proximity correction (OPC), phase
shift masking (PSM) and o-axis illumination (OAI) to improve printability. OPC
pre distorts the rectangular polygons at the mask-level by adding extra features such
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jogs, hammerheads and serifs such that the features produced on the wafer resemble
intended rectangular shape. PSM employs alternating phases for exposed areas of the
mask to improve feature contrast at low half-pitch values. OAI is used to improve res-
olution and contrast of features at a particular orientation. Inspite of such changes to
the mask, the printed patterns still dier from the intent. Another important step in
IC manufacturing is the chemical mechanical polishing (CMP) process. CMP process
is used to planarize inter-layer dielectrics between adjacent interconnect metal layers.
As observed by B.Stine et.al. [60], the thickness of the dielectric is a function of inter-
connect metal density of layers underneath. Thickness variation of ILD contributes
to defocus and consequent changes to linewidth. Hence, electromigration analysis
performed on drawn polygons may not provide an accurate picture of current density
across the die. With the knowledge of expected perturbations to printed shapes, the
current density calculations are more realistic. Design for Reliable Manufacturability
aims at improving reliability analysis in the presence of manufacturing problems such
as proximity eects and CMP induced thickness uctuations.
4.3.3.1 EM Calibration for DFM
Traditional EM calibration techniques that employ drawn test structures use rect-
angular polygons as interconnect lines. These test structures undergo thermal stress
and their resulting failure rate is used to predict the EM susceptibility of metal lines.
In the presence of DFM-based RET techniques, polygons on the mask are no longer
rectangular. The polygons are more complex due to modications performed by OPC.
Example metal interconnect 2D shapes after OPC are shown in Figure 4.10.
In our EM calibration approach, multiple test structures similar to complex poly-
gons that appear in today's layouts were drawn. The electromigration model has to
be calibrated in the presence of multiple current density values, width changes due
to proximity eects and height changes due to density issues. In order to estimate
the dependence of interconnect width on proximity eects, multiple batches of test
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Figure 4.10. Simple original contour vs OPC-ed complex contour
Figure 4.11. Example pre-OPC mask test structures used for litho-Aware EM
calibration
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structures placed at various pitch separations were drawn (see Figure 4.11). It should
be noted that since the proximity eect of an edge on another is limited to a sphere
of inuence known as the optical diameter, the number of such pitch separations are
limited. This helps in improving eciency of the simulation.
Metal height variation depends on current and underlying metal density in a
region. CMP induces change to the height of the metal being polished. Well known
density to thickness model for CMP is used to obtain metal height [60]. Underlying
metal density is tied to focus variation during lithography simulation. This change
in focus is used during lithography simulation to obtain the predicted layout. The
entire test structure set was simulated at dierent focus and exposure values to mimic
CMP induced uctuations in underlying dielectric thickness.
The goal in calibration is to relate the failed nets to their nominal current density.
Current density is a function of current and cross-sectional area of a conductor. For
the DC case, the current is a function of transistor sizes of the driver gate and line
resistance. The size and the line resistances are extracted from litho simulation. For
the AC case, parasitic capacitance, interconnect coupling capacitances also comes
into play. Capacitance values are signicantly harder to extract as they require eld
solver. In our case, we compute these values based on perturbation.
Lithography simulation at desired focus and exposure dose values on test struc-
tures produce edge placement error values at sampled points. The error in horizontal
and vertical dimensions are used to perturb nominal resistance and capacitance val-
ues. The post-litho metal thickness is also obtained through Z-axis view of the resist
prole. The resistance of these test structures is obtained from the width and height
after lithography.
The worst case current density value of a metal line are used to calibrate failure
data of the test structures. The process is repeated for each test structure for EM
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Figure 4.12. Methodology
failure model calibration. Once the parameters are tted, the model may now be
used in eective pre-manufacturing EM analysis.
4.3.3.2 Litho-Aware EM Analysis
The litho-aware electromigration analysis methodology is shown in Figure 4.12.
The primary variation from the traditional EM analysis approach is the use of DFM-
based changes on the circuit layout and the incorporation of lithography simulation
to predict on-wafer interconnect linewidths. The EM model takes layout GDS and
circuit netlist with activity factor for each net in the design as input. The steps to
obtain a report of high current density nets/segments is listed below.
The input layout is parsed and polygons are divided into multiple segments. These
metal segments form equivalent parallel and series resistors with resistance propor-
tional to their width, length and height. Traditional EM analysis is performed using
these drawn interconnect dimensions. The layout is divided into non-overlapping
grids of a xed width to estimate lithography input parameters at regions of corre-
lated density. Based on the location of the segment, input parameters such as focus
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Figure 4.13. Resistive network creation
and dose of the current segment is found. Lithography simulation is performed on the
layout to obtain edge-placement error (EPE) values. EPE is the dierence between
the location of edge on the drawn mask to the post-litho contour.
At this point, the EM analysis (EMA) divides into two algorithms: (i) EMAMethod1
and (ii) EMAMethod2. EMAMethod1 takes a simplistic approach where the current
post-litho edge/polygon is compared to a pre-compiled library of shapes to obtain the
resistance values and also its MTTF based on the Test Structure database. This step
is repeated through all the simulation points to obtain MTTF values for all segments
of the design. This gives an idea of the worst case and best case MTTF of each net
in the design. This can be used as a good estimate as the mean time for the design
to fail.
In EMAMethod2, the resistance for each post-litho contour with modied width
and height is mapped to a network of series and parallel resistances (resNtwrk). An
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example of this for a gate driving two receivers is shown in Figure 4.13. This network
will later be used to obtain current density values. With netlist driver info, each
driver-receiver pair has an associated resistor network. Each driver-receiver pair is
divided into encompassing segment polygons with corresponding resistance. Using the
driver gate drain current Idrain(Driver), the activity factor (Av) on each node and
the circuit operating frequency (frac1Tclk), average (Iavg) and RMS (Irms) current
at each metal segment is obtained. The resistance and these two current values form
a tuple at each segment of the driver-receiver pair and is populated in the network
table as shown in Figure 4.13. A simple tuple is given by,
DrGate RxGate = R1seg; (I1avg; I1rms); R2seg; (I2avg; I2rms); :::::: (4.12)
Here the number indicates the segment number for the net. Each net can consist of
multiple segments and all segment tuples from multiple metal layers are to be listed.
This is done to simplify EM analysis and minimize the complexity of EM hotspot
identication.
Pseudocode: EMAnalysis(GDS;Af; testDB)
for i 0 to m
for net 0 to numNets
divideIn2Segs(net);
for each segment 2 numSegs
segmentationForLithoSimulation(segment);
calculateEPE(segment);
if EMAmethod = 1;
then getMTTFUsingTestDB();
else estimateResistance(segment);
resNtwrk  createResistorNetwork();
while EMAMethod = 2
do
for each drRxPair 2 resNtwrk
for each seg 2 drRxPair
Jseg(avg; peak;RMS) measureCurrentDensity();
if Jseg(avg; peak;RMS) > Jmax(avg; peak;RMS);
then FlagLocation; lithoAwareMTTF (seg);
designMTTF  lithoAwareMTTF (ntwrk);
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Consider a circuit snapshot shown in Figure 4.13. The snapshot consists of a gate
G1 driving two other gates G2 and G3 connected via metal segments owing over
multiple metal layers. An initial drawn resistance is associated with each individual
metal segment dependent on the width of the polygon. This resistance is dierent
from the resistance of the wire on the wafer. A resistive network with updated
resistance values based on post-litho contour widths can be created with linewidth
and connectivity information as shown in Figure 4.13(b). In this case, the resistive
network between G1 and G2 consist of resistances R11, R21, R31, R23, R14 and a
parallel resistance (RG1 G3) from G1-G3 path. A similar set of resistances can be
observed for other connections in the circuit.
G1 G3 = R11; (I11avg; I11rms); R12seg; (I12avg; I12rms); R22seg; (I22avg; I22rms); ::
(4.13)
The obtained currents are function of the resistance, which in turn is a function
of the post-litho linewidth. A pseudocode for the above two methodologies is also
provided here.
4.3.4 Experimentation and Results
Test structures were drawn in Mentor Calibre software and OPC was performed.
The postOPC-post simulation test structure mask was converted into GDSII les.
The resistance of test structure polygons were extracted using Calibre xRC software.
The MTTF for these test structures at various drive current values were estimated
and tabulated for analysis purposes.
Figure 4.14 shows change in MTTF values with test structure pitch at varying
defocus values. As shown in the gure, highly dense features at close to nominal
defocus lead to reduction is metal width and hence increase resistance and decrease
in area. This causes an increase in current density over the contour leading to reduced
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Figure 4.14. Plots
MTTF. The MTTF values gradually increase with increase in defocus. Test features
placed at acceptable pitch show acceptable values of MTTF. The case for sparse lines
(>350nm pitch) is that, their widths tend to increase leading to increase in MTTF
values.
Figure 4.14 shows the dependence of change in current density values with test
structure pitch at various temperatures. The ratio of current density at a particular
temperature (Javg(T )) to the maximum allowable current density (Javg(max)) is pro-
vided in the y-axis. Average current density is observed to increase in general with
temperature for the the same pitch. Whereas, at the same temperature, increasing
pitch between adjacent metal lines leads to increase in width and height causing a
reduction in current density.
Experiments were performed on ISCAS 85 and public benchmarks from open-
cores.org. These circuits were synthesized and mapped into 45nm technology library
and were veried for DRC correctness. EM analysis calibration and analysis pro-
grams were code in C++. The program reads in a design layout and provides the
user with a detailed report on current density value at each segment of every inter-
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Figure 4.15. EM violation agging
Figure 4.16. Comparison between Traditional and Litho-Aware EM Analysis
methodologies
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connect line on specied metal layers. A separate violation segment report is also
provided for segments whose average and RMS current density may have been above
the prescribed limit for that metal layer. Figure 4.15 shows the drawn mask and the
post-OPC mask from a layout snapshot of a particular metal layer. Figure 4.15(a)
is the input layout whose polygons are subdivided into segments for ease of analysis.
OPC is run on the layout and lithography simulation is performed to obtain on-wafer
linewidths at a chosen focus and exposure setting. Upon EM analysis using just the
metal linewidths, (i.e. EMAMethod1), certain regions of the post-litho contour mask
is observed to be below the desirable MTTF threshold. These regions are marked
by red in Figure 4.15(b). Upon using EMAMethod2; where more concrete circuit
information consisting of activity factor, circuit operating frequency and connectivity
etc are used, a more clearer EM vulnerability picture is obtained. As shown in Figure
4.15(a), segments of a net that violate the maximum allowable Javg is marked and
listed in the nal report.
Plot shown in Figure 4.16 provides a comparison between current density calcula-
tion using litho-aware EMMethod2 and the traditional EM analysis method. Multiple
nets of various lengths from a sample circuit were chosen for comparison and the ob-
servation is plotted as error bars. It can be seen that there exists a dierence in
current density values for the same net using the two methods. The range of values
were plotted using nets of similar lengths and widths. As seen from the plot, the
litho-aware EM analysis methods provides a more eective results with minimal vari-
ation for nets of the same dimensions. On an average, a 12.4% variation for average
current density estimation and 14.7% variation for RMS current density estimation
was observed between traditional and proposed litho-aware approach.
102
4.4 Conclusions
In this chapter, we presented a methodology to estimate design parametric yield
using simplied statistical aerial imaging techniques. The number of aerial imag-
ing simulations is reduced by ltering sensitive nets and through sampling of input
parameters. Fast lithography simulation using wavelet-based kernels is used to ob-
tain linewidth information. Pattern density induced focus changes are incorporated as
intra-die correlations play a vital part in the pattern transfer process. The results and
the compute time for large circuits seem promising. The study shows that parametric
yield estimation using fast lithography simulation aids in setting eective frequency
guard bands that may avoid optimism/pessimism. In current study, parametric yield
estimation is for linear part of the circuit. In future, we plan to incorporate statistical
poly-gate length/width and diusion eects to improve parametric yield estimation
by incorporating non-linear elements.
In the present nanometer regime, it is no longer sucient to perform any kind
of analysis using circuit parasitics based on drawn dimensions. It is important to
consider the changes in linewidth due to lithography and changes in thickness due to
CMP variations. We have a proposed a novel technique that incorporates both these
concerns by modifying existing electromigration analysis methodologies. Calibration
with new test structures and analysis techniques considering lithographic variation
was shown to provide better electromigration check. Current density values were ob-
served to dier by greater than 12% between traditional and litho-aware approaches,
making a strong case for a EM analysis methodology based on predicted layout.
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CHAPTER 5
UTILIZING LITHOGRAPHIC VARIATION IN
MANUFACTURING TEST & TEST OPTIMIZATION
The previous chapters discussed in detail about mask pattern delity issues and
the ensuing eects on design yield and reliability. Each of those topics provided in-
depth analysis into the extent of these eects by using DFM methodologies. This
chapter will take this work one step ahead by utilizing the pattern delity issues
while producing eective test strategies aimed at providing better test coverage during
manufacturing and reliability tests.
Electromigration reliability analysis considering lithography induced linewidth
changes was presented in 4.3.3. The work showed a signicant dierence in elec-
tromigration hot-spot estimation based on drawn (rectangular) mask patterns and
litho-predicted (irregular) contours. Traditional EM-based reliability test patterns
are designed for high toggle coverage leading many nets not attaining the required
number of toggles to trigger a fault. Hence there is a need to produce n-toggle pat-
terns that toggle each net the required number of times to achieve toggle frequency
coverage. But inspite of producing such patterns there may arise practical constraints
that limit the application of such many toggles or there may be nets that cannot be
toggled due to controllability issues. This requires a newer methodology to test al-
most all nets, even those that are not controllable to ensure a highly reliable IC.
Techniques provided in Section 5.1 attempt to solve these problems.
Test pattern optimization is a very important aspect of manufacturing test. It
involves the process of choosing the right pattern set to be applied for the current
test. Pattern choices are pre-decided based on the manufacturing process, parametric
evaluation and other measurements made of test chips. Pattern choices do not change
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on per-wafer basis. In sub-wavelength lithography, considerable changes have been
observed across the wafer due to various issues such as pattern density, source ares,
defocus, lens aberration, wafer misalignment etc. In the presence of such variations,
fault locations may vary in the dies present on the wafer. This change needs to
be incorporated into the test optimization stage to eectively improve overall test
coverage for various types of manufacturing tests. Section 5.2 explains how to go
about using lithographic variation in a benecial way.
5.1 Reliability Test
Reliability testing is the process of identifying \bad" or \weak" ICs after the
manufacturing and packaging processes. It traditionally involves passing the ICs
through a battery of physical, chemical and temperature based tests until they fail.
As reliability testing is a destructive process, only a small set of total packaged ICs are
used to perform these tests. Electromigration (EM) testing is a subset of reliability
testing where test patterns are applied to the packaged IC that is kept in a high
temperature chamber. This is also referred to as the \burn-in" test. Test patterns
are applied, but probing is not done. A typical test runs for multiple days, causing
nets with high current densities to fail at extreme temperatures.
In the presence of lithographic variation, the regions under electromigration inu-
ence are dierent from those observed through traditional EM approaches as shown
in the analysis done in the previous chapter. Hence, test patterns need to be updated
to target these new litho-aware EM-prone regions/nets. We target the EM-testing
problem with a two-pronged approach:
 Test pattern generation aimed at high toggle frequency coverage increasing EM
failures
 Control structures for burn-in tests where high frequency toggle coverage cannot
be attained.
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Test patterns are generated to increase burn-in test coverage in the presence of
manufacturing variations. There are certain regions where the required toggle fre-
quency coverage may not be attained or time constraints for burn-in tests may limit
the number of toggles. For such regions, control structures are drawn that mimic
the same EM performance and tests are applied on these. The following two sections
describe these two approaches for Litho-induced EM testing.
5.1.1 EM-based ATPG
Electromigration is triggered due to high current density and temperature on
interconnect lines. High current density can be attained if alternating current is
being passed through the nets for a prolonged period. EM based test pattern sets
are used to toggle vulnerable nets repetitively for a long time period. Traditional
ATPG targeting such tests are usually aimed at achieving a high toggle coverage.
High toggle coverage means maximum number of overall toggles in the design for the
burn-in period.
But high toggle coverage may not necessarily mean that the vulnerable nets have
been triggered the required number of times to cause an EM failure. Hence, in this
work, we look to produce test patterns that can produce a high toggle frequency
coverage. Here, for each vulnerable net, an n-toggle pattern set is obtained. The
total test pattern set will aim to maximize toggle of each net and not a sum of
toggles on all nets.
5.1.1.1 EM Vulnerability Model
With the aim of generating patterns for EM-induced failures, it is important to
design a metric to dierentiate vulnerable and safe nets. A well known traditional
approach would be to mark nets with high current density and large driver gates. But
as shown in Section 4.3.3, such a simple metric will not produce the actual critical
nets as drawn layouts are not the best indicators for any electrical post-manufacturing
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analysis. Hence, lithography induced variability needs to be considered, Also as
lithographic vulnerability can be observed in many nets based on their location and
neighborhood, it is important to consider multiple process corners while arriving at
the set of vulnerable regions in the design.
The line shape of patterns drawn on the mask after lithography process is obtained
through aerial imaging simulation. The parameters of particular process are used
by the simulation model to obtain the post-litho shapes. Similar to the linewidth-
based yield approach, the simulations are run at multiple process corners to establish
a distribution for line shapes. This CD distribution is used in conjunction with
other EM specic parameters of the region such as input gate drive strength, current
density and activity factor to create MTTF distribution. MTTF for each CD value
is computed using equations given below.
MTTF = AJ 1:2exp

Ea
kBTmetal

(5.1)
where;
8><>: J =
I
WH
I =

Av
Tclk
m
I
(5.2)
where J is the current density,W is the width of the metal segment, H is the height of
the segment, AV is the activity factor of the net andm is 1 for average current density
estimation and 0.5 for RMS current density estimation. The MTTF distribution is
used to predict the probability of EM failure of that line segment. Logic ATPG
requires the list of vulnerable nets and cannot handle any ner granularity. As nets
go over multiple metal layers, dierent masks have to be analyzed to arrive at the
total probability of failure of a net. A formulation to arrive at net probability of EM
failure (NetPOFEM) is given by equations listed below.
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NetPOFEM(N1) = P
M1
EM  PM2EM  PM3EM (5.3)
PM1EM = P
seg1
EM  P seg2EM  ::::: (5.4)
Hence long nets passing through multiple metal layers have increased vulnerability
to EM failure. Using the NetPOFEM values, EM-prone nets are extracted to obtain
patterns to test them.
Looking at only the locations with bad CD distribution might seems like a speedup
option, but as shown in the previous chapter, even nets with average CD distribution
can be vulnerable due to poor EM-specic parameters. For example, a good CD
distribution segment can have high activity factor and hence high current density
leading to EM vulnerability.
5.1.1.2 Current Density for Signal and Power Nets
To obtain MTTF information on each polygon on the mask, current density anal-
ysis has to be performed. As polygons draw in on the layout act as both signal
interconnects and power interconnects. Current density depends on the activity fac-
tor of each net and its input gate drive strength. The activity factor of each signal net
can be obtained through random logic simulation. The activity factor information
and current driven through the power nets is rather more complex. It requires power
simulation.
A single power grid simulation involves the following steps:
 Place a voltage source in one corner of the grid. (large driver)
 At each time instant, one of the cells is replaced with a DC current source or
1mA.
 Current is drawn through the power nets is measured
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 The current source is moved to a dierent location at the next time instant and
the same measurement is done at dierent regions along the power line.
 After n number of time stamps, the current density and activity factor on each
power net is noted for analysis.
 During current measurement, the cell that caused a net segment to switch is
noted, so that it can be used during ATPG step.
It is to be noted that RMS current density is measured for power net vulnerability
extraction.
5.1.1.3 N-detect Patterns
Nets having high NetPOFEM are ltered based on a threshold value and ranked
according their vulnerability. Commercial ATPG tools are fed with these nets as fault
locations. The ATPF is tuned to obtain test patterns that toggle the node/net for
a specied number of times. This can be achieved by making the ATPG to produce
n-detect test patterns, where n is the number of toggles need for the node to switch
in order to create an EM failure.
This toggle value n is based on random logic simulation during the pre-processing
step used to obtain the activity factor values. This toggle count can also be based on
user input and available burn-in period. Typical burn-ins run for a period ranging
from 2 days to a week. Due to high density in today's design, long burn-in periods
are incorporated to detect EM failures eectively.
5.1.2 Control Structure Test for Reliability Failures
N-toggle patterns may not be generated for all nets due to controllability issues.
In all such cases, special control structures are drawn to mimic such regions. Control
structures drawn are tied to PIs for toggling. These structures can also be tied to
driver gates similar to the ones in the design inorder to incorporate similar current
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density scenario. Apart from the interconnect required to trigger the fault, the lo-
cation of the control structure is important as lithographic variation is tied towards
its location's pattern density. Incorrect location for the control structure can lead to
optimistic pattern formation and not leading to EM failure even when controllable.
For a large design, multiple such uncontrollable sites may occur, needing more
control structures. These uncontrollable segments are pooled into a database inorder
to match for similar cases. A reduced set of control structures with potentially single
or multiple drivers will be used to increase EM susceptibility. Toggle testing on
control nets is done by feeding them with drivers and load caps as seen in the original
ckt.
5.2 Lithographic Process Corner Identication utilizing Test
Structures
5.2.1 Litho Variation can be a benefactor
Though the entire thesis has been concentrated on looking at impacts of litho-
graphic variation, performing analysis and suggesting methodologies for eective
DFM, lithographic variation can also be put to some use in a benecial way.
Test optimization may be an area where linewidth variation due to lithography
can be used to predict which pattern set to use. Manufacturing tests at the tester
are typically in the order of milliseconds. But before the wafer is mounted and tests
are applied, various other measurements are done on the wafer. This is done through
probing. Test probes land on probe pads to pass voltage/current or read parameters
from the wafer. We suggest to use probe reading from the wafer in a eective manner
to arrive at the correct process corner. The process corner information can be used
to choose the best test pattern set inorder to improve on fault coverage.
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5.2.2 Introduction
Integrated circuit designs have enjoyed improved performance and reduced power
consumption with advancements in semiconductor manufacturing technologies. Every
new semiconductor technology generation calls for an increased number of manufac-
turing process steps and stringent parameter variation requirements [24]. As the
industry ventures into manufacturing 22nm and smaller devices, the requirement of
producing defect free dies with minimal functional and parametric variation has be-
come a challenging task. Moreover it is considered to be a non-trivial tradeo [7].
With each manufacturing step comes a gamut of variations that can be tied to many
factors within the process. Variations can be broadly classied into systematic and
random uctuations. Within these fall particulate defects, lithographic error sources,
lens imperfections, alignment issues, chemical process changes; to name a few. Other
types of classications can be based on locality and range of variations. These in-
clude lot-to-lot, wafer-to-wafer, inter-die and intra-die uctuations. Like the sources,
the impacts of such variations range from device operation, circuit parameters such
as gate length, width, interconnects etc, circuit operation such as functionality and
performance and also circuit analysis. Traditional variations in IC manufacturing
and the corresponding yield modeling techniques based on defect models have been
implemented chiey targeting random or particulate defects. However, continuous
scaling of devices has caused feature driven defects to play a major role in high vol-
ume manufacturing. It has been shown that layout related systematic defects, are
on the rise for current and future technology nodes [24, 7] and they already dwarf
random defects today.
As the manufacturing process moved into producing devices of length 65nm and
below, the importance of lithographic distortion arose. Distortions caused by lithog-
raphy occur due to inherent limits of resolution and contrast for a particular imaging
system. With continued use of 193nm wavelength light sources for producing poly-
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gons of sizes less than the theoretical diraction limit, lithographic distortions are
here to stay [38]. Lithographic distortions predominantly include those that lead
to line width roughness (LWR), line end shortening (LES), corner rounding due to
across the chip linewidth variations (ACLV)[31]. Primary distortion sources classi-
ed as systematic include spacing between metal lines (forbidden pitches), defocus,
exposure dose uctuations, resist thickness variation. Whereas line edge roughness
(LER) caused by various factors is classied as a random component of interconnect
and gate parameter uctuations [52]. Design for Manufacturability (DFM) tools and
mask modication techniques such as optical proximity correction (OPC) are being
used to analyze and modify designs and mask polygon to overcome such distortions.
Even in the presence of such aids, lithography induced uctuations still continue to
exist and become more pronounced with technology scaling [38, 31, 36].
Lithographic distortions are typically attributed to reduction in polygon width or
length [68]. These include change in interconnect and transistor length and width.
Such changes can lead to potential open, shorts, resistive opens and resistive bridges.
With increased measures taken today to control the variation in lithography process,
majority of defects seen today are resistive opens and resistive shorts. For testing
purposes, these type of defects fall under the category of parametric faults. Automatic
test pattern generation (ATPG) tools generate test patterns that will be used during
the manufacturing test step. For parametric failures, ATPG tools are used to generate
delay tests. Delay tests aim to trigger paths in the circuit that cause a dierence in
propagation delay between good and faulty versions. As the number of paths in a
circuit can be exponential, only a set of highly critical paths is tested by automatic
test equipment (ATE) to identify faulty sites.
The ultimate goal of any manufacturing test is to catch maximum set of faulty
sites on the chip/wafer; i.e. high fault coverage. High fault coverage can be dened
as the ratio of number of detected faulty sites to the number of faulty sites tested
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for. Overall, it can be observed that these test patterns are based on the location
of potential delay defects such as resistive opens and bridges. The locations are in-
turn dependent on lithographic distortions occurring within that region. With any
change in imaging system parameters, a particular location may or may not have a
potential fault. Due to this, post-silicon layouts may potentially have higher number
of parametric defects that occur on paths that were deemed to be non-critical during
the ATPG stage.
Fluctuations in the manufacturing process leading to change in such locations and
hence reduced fault coverage. At this stage, having lithographic process corner infor-
mation would be very vital. By knowing the process corner, a pattern set targeting
a dierent set of potential fault location may be used, thus attaining better fault
coverage can be attained. Thus, it is important to know the current lithographic
process corner during manufacturing test. Here lies the thrust of this paper. We aim
to design test/control structures that can be used to predict the lithographic process
corner. In an application perspective, the test structures can be connected to test
pads that will use the digital values generated to predict the current process corner.
The paper is organized as follows: a background survey of existing lithographic
process calibration techniques and their applications is briey described in Section II.
Section III provides a short description of our experiment and the impact of process
variation on defect locations. In Section IV, control structures devised to utilize a
multiple aspects of lithographic distortion have been described. Section V shows the
experimental setup followed by results. Section VI concludes our paper.
5.2.2.1 Background
Process corner analysis (PRCA) is a well known technique to estimate the range
of parameter uctuation at various stages of the circuit realization process. It is im-
portant to know the range of such variations to perform any kind of parameter char-
acterization in the design phase. Manufacturing process calibration through analyzes
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has been existent for various applications within the semiconductor manufacturing
industry [44, 4]. As the thrust of this paper is lithographic uctuations, we delve into
techniques used to analyze such variations.
Process control in lithography is typically performed using metrology techniques.
Well known metrology techniques include scanning electron microscopy (SEM), elec-
trical linewidth metrology (ELM) and spectroscopy. SEM scans a region of the wafer
using an electron beam. The topography changes on the wafer causes uctuations in
the observed intensity prole. The slope of the intensity prole is used to locate the
edge of the feature being scanned. CD-SEM is the most predominantly used method
of the three aimed at process control and OPC model calibration [3, 8, 18]. As SEM
has area limitation, ELM technique is used to analyze large regions of the mask.
Control structures are drawn with interconnect lines connecting to probe pads. ELM
uses probes to measure the change in resistance through an interconnect line due to
linewidth uctuation. There exist two methods to perform CD measurement using
ELM. One method measures the change in transconductance of the region under con-
sideration; whereas the other method uses the change in resistance at dierent points
with the region. ELM has been proven to be very eective in identifying systematic
CD variations [34]. Spectroscopy uses the reectance of light due to change in wafer
topography to identify edge location. Other methods bordering ELM techniques in-
clude the use of transistor structures and rind oscillator features to predict process
uctuations using secondary impacts on the control structure parameters.
The problem with CD-SEM is that it cannot be automated. The disadvantage
of ELM type measurements is that the user does not have direct value for polygon
CD variation, instead, a function the CD variation [18, 34, 44]. Due to the on-the-y
requirement of our application, we use ELM based methods to identify the current
process corner with acceptable condence.
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Figure 5.1. Number of common and distinct potential defect locations with small
focus variation
5.2.3 Preliminaries
The goal of this experiment is to aid ATE tool to eectively identify the current
process corner such that the overall test coverage is improved. In this section we rst
explain the motivation behind this project. It is then followed by a detailed overview
on the method of experiment aim at identifying the correct process corner.
5.2.3.1 Fault Coverage under process variation
As described in the introduction section, change in process corner due to various
issues during the manufacturing process is a well known phenomenon. The impact
has been observed to be present at every stage of the circuit design process. It is also
important for processing of the die after manufacturing step.
The manufactured die goes through a battery of tests ranging from wafer sorting,
burn-in tests, class tests, manufacturing tests and quality assurance tests. Each type
of test aims at targeting a particular set of weaknesses of the die. Test patterns
to be applied during the manufacturing test are chiey aimed to perform stuck-
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Figure 5.2. Number of common and distinct potential defect locations with large
focus variation
at and delay (transition) tests. Test patterns devised for these failures are tied to
potential opens, shorts, resistive opens and bridges that may occur due to various
reasons. One such important contribution to interconnect or gate opens and bridges
is distortion due to photolithography. To illustrate the importance of this problem,
we ran lithography simulation on a give layout to observe the change in location of
defects due to change in lithography imaging parameter. As many sources of imaging
errors are typically consolidated as defocus, we consider focus uctuations as the
major contributing factor. Figure 5.1. shows the number of common and uncommon
regions of potential defects for multiple designs when focus is set at nominal and
conman above the nominal focal position. The layouts used here were mapped to
conman technology node. Figure ??. on the other hand shows the similar defect
counts for defocus at conman below the focal point and conman above the nominal
focus. The yellow region indicates an intersection of locations, whereas the red and
blue regions indicate uncommon regions. A comparison of defects locations using
net information will result in higher number of common regions, as a logical net can
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Figure 5.3. Illustration of Control structure-based process corner analysis, gure
shows one bit output that will be probed
run through multiple metal layer masks. In the data plotted, the comparisons were
performed between specic polygon coordinates against the same mask.
It can be observed from the plots that a small change in imaging system focus can
lead to a small change in defect locations. On the other hand, a substantial change in
defocus will result in reduced number of common regions of error for the same design.
Hence, this calls for an eective on-the-y probing based process.
5.2.3.2 Control Structure based Analysis
We follow a technique quite similar to electrical linewidth metrology (ELM). But
as the aim is to use on-the-y probing for process corner identication, the prime
constraint is the limitation on the number of probe points. Hence, we limit the
number of control structures that will be placed around the design to 9.
Instead of reading the resistance through an interconnect, probes are used to
measure voltage dierential with respect to reference structures (see Figure 5.3. Each
probe will read either a value 0 or 1 based on the dierence between the voltage
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Figure 5.4. Illustration of a simple control structure and its resistive network
obtained through the control structure and reference structure. A simple control
structure is shown in Figure 5.4. Node 2 is connected to supply voltage ADD and
Node 1 & Node 5 is connected to supply voltage VS. Node X is the output node to
be connected as an input to a voltage comparator such as an OP-AMP. The control
structure here creates a resistive divider circuitry. As the line width and lengths
change with defocus, the resistance of the interconnect wires change. This causes
a change in voltage at node X. Based on the voltage from a resistive divider, and
another reference circuit, the output of the OP-AMP will be a 0 or a 1. Upon reading
the values from probe points connected to the OP-AMPS, the 10 bit digital readout
is compared to a per-computed lookup table. The per-computed lookup table stores
distinct 10-bit values for each process corner for condent identication.
As similar identication may not be achieved due to other inter-die uctuations
over the existing defocus, the probed digital readout is compared with all existing
10 bit values in the per-computed lookup table. The one with the least hamming
distance from the obtain value is identied as the current process corner.
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5.2.4 Lithography Control Structures
Various control structures have been used to make measurements on test chips.
Some types test structures we use to arrive at a suitable process corner include:
 Ring oscillator chain with multiple I/O pads for measurement at dierent stages
of the chain.
 Comb like structures that are susceptible to lithography induced width variation
causing change in resistance
 Multi-layer structures indicating surface roughness-induced capacitance changes.
This uses ILD thickness variation to perform analysis.
More of these control structures will be devised as the idea matures.
In our experiment, we design multiple control structures to utilize the various
systematic variation sources in lithography. In this section we describe in detail the
type of systematic variation source being utilized and the control structures used for
each case.
5.2.4.1 Using Forbidden pitches
During projection printing, light passing through a feature with high transmit-
tance causes a diraction pattern on the image plane. The diraction pattern of a
single feature extends on both sides to approximately 3 times the wavelength o the
light source. If a feature exists within this region on any side of the current polygon
being imaged, interferences between the diraction patterns may be present. A con-
structive interference occurs when the two diraction patterns are in-phase leading
to increased width. Destructive interference on the other hand, happens when the
patterns are out of phase with each other causing metal width reduction.
It has been shown that forbidden pitches are pitches at which destructive inter-
ference between adjacent metal lines are at their maximum. At 130nm, the reducing
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Figure 5.5. Snake-like (a)Comb test structure and (b)its post-lithography contours
in metal width for features placed at FP were 10%. At conman it was observed to
be >70% and over a range of pitches. We utilize this change in interconnect width
for features placed at forbidden pitches to produce a voltage dierential. The widths
of interconnect features constituting the control structure vary both with forbidden
pitches and also at dierent defocus values. It might be possible to produce an ac-
ceptable feature placed at forbidden pitch but exposed at a non-nominal focus value.
In each of the illustrated control structures, the length of the interconnect line is
made 5X-10X the width of the structure to avoid |{ eects.
5.2.4.2 Using Corner Rounding & other proximity eects
Corner rounding in photolithography is dened as an irregularity in printing poly-
gons with T and L shaped corners. The other proximity eects include bridging of
metal lines due to increased constructive interference between adjacent lines placed
very close to each other (typically at minimum spacing specications).
A very well known structure is used to estimate CD variation due to systematic
proximity eects, namely the spiral structure. In traditional ELM based metrology,
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Figure 5.6. Illustration of control structures targetting CMP induced uctuations.
Dense and isolated metal lines that create CMP induced distortion (a) M4 dense, M3
isolated, (b) M4 isolated and M3 dense
multiple probes are connected at dierent interconnect lengths for measurement. The
measurements are later used to calibrate the process for uctuations caused by inter-
die, shadowing, wafer alignment or etching-related defects. In this work, we use
the spiral structure to perform the same resistance change-based voltage dierential
measurement. Other variants of the spiral structure such as resistive comb divider
have been implemented. An illustration of the comb divider and its resistive model
is shown in Figure 5.5.
5.2.4.3 Using CMP uctuations
Chemical Mechanical Polishing (CMP) is a process through which metal and di-
electric layers are planarized to the required thickness. Research shows that the
post-CMP thickness is dependent on the placement of current and all underlying lay-
ers [60]. Isolated lines lead to decrease in nal thickness (dishing) and dense features
lead to erosion of the planarized material (erosion). Both these problems lead to
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defocus issues. 4 structures have been designed to utilize CMP induced interconnect
height variation in the presence of defocus. Multi layer structures connected to each
other through vias have been drawn. Each layer either consists of isolated lines or
dense lines forming the structure. An example structure consisting of dense metal 3
and metal 4 laid on top of each other is shown in Figure 5.6.
5.2.4.4 Poly-gate distortions
Lithographic distortions also occur for poly-gate and diusion features. Change
in width and length of features on a poly-gate and diusion aects the transistor
channel length and width. These distortions cause changes to transistor parameters
and hence voltage uctuation across it. It is known that poly-gate masks, when
simulated produce a non-rectangular gate (NRG). It means that the channel length
varies over the width of the device. Also, rounding caused by the diusion region
lying underneath the poly layer causes change in transistor width. We use existing
models to arrive a particular transistor width and length. More in-depth analyses of
various available models on these eects are available in the literature [ref].
We use pass transistor-based test structures to utilize the variations in transistor
length and width due to lithographic distortions. A series of parallel pass transistors
are drawn very close to each other inducing proximity-based changes to the drawn
length and width (see Figure 5.9). Similar to the above 3 cases of structures, the
control structure voltage drop is compared with a reference voltage to generate a 0
or 1. This output value will be probed for process corner analysis.
5.2.5 Measurement and Analysis
Control structures are drawn to conman technology node specications. The
control structures were initially drawn and simulated separately to create the digital
lookup value at each process corner. Nine defocus process corners were selected for
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this experiment. Four defocus values above the nominal focus and four defocus values
below the nominal focus values.
For each control structure, the length and width of contributing polygons are
measured through lithography simulation. As 3-dimensional simulation is not being
performed, the height of the feature cannot be obtained from the lithography simu-
lation. We instead use a per-characterized library of base widths at each defocus to
estimate the height of the feature after the resist develop stage. This per-characterized
library/table contains height, sidewall angle and base CD values at multiple spacing
and defocus for a polygon of particular width.
The simulation framework can be listed as follows
 Inter-die Defocus : A random inter-die focus value is assigned to the entire die;
showing that a set of dies located in a particular section of the wafer tend to
have a dierent focus value compared to others in the wafer.
 Simulation: The modied layouts are simulated using an in-house lithography
simulator. This type of simulation, not only takes the inherent variation in the
control structure, but also the impact of the neighborhood around the circuit.
As some circuits run through multiple metal layers, multiple mask simulation
is performed.
 Parameters : The post-simulation mask contours are scanned to obtain the
width and length of each polygon forming the control structure. It is important
to note that the height of the polygon is obtained through lookup tables created
that predicts the height of a polygon given the focus and base width obtained.
 SPICE model : The obtained parameters are fed into a per-created spice model
to be simulated and observed for changes in behavior and digital output ob-
tained.
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Figure 5.7. An illustration of (a) a comb resistive divider and (b) its resistor network
The following two sections discuss the experimental results in detail. The rst sec-
tion describes some sample control structures, their constituent polygon dimensions
and their respective resistance values at multiple defocus values. Section B shows
implementation of control structures in the design and the condence level of corner
identication.
5.2.5.1 Probing
Let us look into two control structures in detail here. Control structure A is a
modied spiral structure, otherwise termed as a comb structure. As the illustrated
in Figure 5.7. (a) shows, there are multiple ngers on each side intertwined to each
other. In circuit terms, it forms a deep resistive divider circuitry, as shown in Figure
5.7. (b).
The drawn layout is simulated at multiple defocus values ranging from -0.2 to
+0.2. The symbols +and -, indicate focus positions above and below the nominal
focus value respectively. At each defocus value, the change in dimension of every
polygon is noted. As mentioned before, the width of a polygon is used as the base
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Table 5.1. Output Voltages at Node X on Control Structures for Varying Focus
Voltage(mV)
Defocus (mum) -0.25 -0.20 -0.15 -0.1 0.0 0.1 0.15 0.20 0.25
CS-A 533 535 560 559 557 580 549 524 574
CS-B 342 287 261 256 265 305 327 0 0
CD width to obtain the height at the given defocus and spacing specication. The
dimensions of a polygon are used to estimate its resistance. The circuit information
is now populated and simulated using HSPICE to obtain the output voltage. It is to
be noted that certain nodes of the comb structure are connected to supply voltages
ADD and GND to form a resistive divider.
At every defocus value, the output node voltage is recorded. On comparison with
digital values generated by other control structures, the required reference voltage is
decided and a reference structure is drawn to produce the same. As the reference
structure is required to produce the same voltage at dierent defocus values (avoid
uctuations in its dimensions), it is usually drawn at larger than minimal width and
spacing. The output node voltages of control structure A at every defocus value is
listed in Table 5.1.
Control structure B is a pass transistor-based resistive divider network. Figure
5.8 provides an illustration of the same. It aims at utilizing lithographic distortions
in poly-gate layer and diusion layer masks. Continuing from previous sections, poly
layer and diusion layer distortions are modeled using a simple NRG model. The
NRG model provides a single gate length and width value that satises the ON/OFF
drain current of any non-rectangular transistor (see Figure 5.9). This NRG transistor
is used in the circuit version of the control structure to perform SPICE simulation to
arrive at a voltage value. Similar to control structure A, a reference structure that
withstands defocus changes is drawn to provide the required reference voltage in this
case. Table 5.1 shows the obtain voltages at multiple defocus values.
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Figure 5.8. Sample layout and circuit description for a pass transistor based control
structure targeting NRG variation
Figure 5.9. Illustration of NRG eect (a) Post-litho gate contour, (b) sliced gate
contour used in gate characterization, and NRG model
126
Table 5.2. Digital readout for control structures at multiple process corners
Digital Readout
Defocus (mum) CS0 CS1 CS2 CS3 CS4 CS5 CS6 CS7 CS8 CS9
-0.25 0 1 0 1 0 0 1 0 0 0
-0.20 0 0 1 0 0 0 1 0 0 1
-0.15 0 0 0 0 1 0 0 0 0 1
-0.10 0 0 0 0 1 1 0 0 0 1
0.0 0 0 0 0 1 0 0 0 1 0
0.10 0 0 0 0 1 1 0 1 1 1
0.15 0 1 0 1 0 1 0 0 0 1
0.20 1 0 0 1 0 0 1 0 0 0
0.25 0 0 1 1 0 0 0 1 0 0
Once every control structure has a 9-bit defocus process corner value, they are
stored in a lookup table. The lookup table consisting of values from all control
structures is shown in Table 5.2. It can be observed that for every defocus value, a 10-
bit distinct digital value can be obtained. Care was taken during per-characterization
phase in choosing the reference structure for each control structure so that no two
rows in Table 5.2 has the same digital value.
5.2.5.2 Corner Identication
Simulation of corner identication during ATE probing phase is done by imple-
menting the control structures on existing designs. This can also be used to estimate
the increase in area of the design.
The design exchange format (DEF) le of each design is modied to accommodate
the control structures. Each control structure is carefully placed at varying locations
around the design. The design is simulated and the resistance values are similarly
obtained. For each control structure, the output voltage is compared to the reference
voltage to arrive at a digital value. The obtained 10-bit value is used to map to a
process corner using the lookup table. As it is possible that some digital values might
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get ipped due to other random variations, exact matches to a process corner may
not be obtained at times. The hamming distance between the obtained 10-bit value
and each value in the lookup table is computed. The corner with lowest hamming
distance is determined to be the current process corner.
The deciphered process corners validated with the set of faulty locations. We
repeated the experiment by changing the location of the control structures to observe
the condence level of process corner identication. In some outlying cases, the pro-
cess corner identication by certain congurations was marginally inaccurate. It was
found that the digital values read out by control structure that used CMP distortions
were aected by increased density in the neighborhood. The increase in area for each
design was found to <0.3% including the pad area.
5.3 Summary
The novel methods proposed in this chapter aim at performing reliability testing
and test data optimization in the presence of lithographic variation. Reliability test
methods provided increased toggle frequency coverage thereby increase early lifetime
failures in the design. In the second section of the chapter we presented design of
test circuits for digital readout of lithographic process corner. The design exploits
increased sensitivity to lithographic distortions near forbidden pitches and hillocks
and troughs that may result from non-uniformity in density during CMP process.
Knowledge of lithographic process corner helps better target test patterns, particu-
larly for delay faults as the increased delays may aect any net including non-critical
ones, which may not ordinarily have been targeted for delay testing. Experimental
results illustrate the changes in number and location of defect sites with variation in
focus. We demonstrated that carefully design and placed layout polygons can form
eective test structures in identifying the current lithographic process corner. The
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design overhead including required pads is estimated to be less 0.3% of the total chip
area for ISCAS benchmarks.
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CHAPTER 6
CONCLUSION
Design for Manufacturability
This thesis provides a practical solution towards managing design, test and relia-
bility impacts of lithographic variations. Most of the tools produced out of this thesis
are tailored for the designer with a notion of imbibing the knowledge of lithographic
impacts well ahead of nal tapeout. The methodologies can be implemented at both
full-chip and block-level designs. Traditional CAD methodologies for DFM are pri-
marily reactive in nature. These existing methods approach the lithography related
problem after it has occurred and has caused a wafer re-spin. Also, the parametric
variation feedback given by the foundry to the designer is more oriented towards pro-
viding information on worst case process corner values. The methodologies described
in this thesis chiey promote a more predictive litho-driven CAD approach for im-
proved manufacturability. The techniques aim at making early yield predictions and
yield aware solutions based on known errors from test chips that are produced well
ahead of the design cycle. We also make proactive design changes during the cir-
cuit realization phase using information gathered from early predictions. These novel
techniques allow the foundry engineer provide a distribution for design parameter
uctuation to the design engineer for eective analysis and non-conservative design
practices. Finally, the proactive litho-based CAD tools provide helpful analysis for
improving design reliability and test strategies. The tools and analysis provided also
aim to minimize wafer re-spin costs.
Yield modeling considering lithographic distortions was shown to have attained
increased importance due to the rise in number of lithography and design related
defects as the industry moves towards manufacturing sub-22nm devices. The yield
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modeling described in chapter 2 of this thesis incorporates statistical uctuations in
imaging system parameters such as focus and exposure dose. The model also incor-
porates changes due to pattern density and CMP induced metal/dielectric thickness
uctuations and wafer tilt. Another important parameter considered is the line edge
roughness (LER). The yield model has been shown to be used as a block-level layout
hot-spot indicator prior to full-chip integration for eective analysis. The statistical
litho-rules check engine described in chapter 3 utilized the yield model to identify
hot-spots that will later be marked for changes to improve overall yield of the mask
layer. We presented a novel CDF balancing approach to attaining the required yield
level for a give mask layer. We showed that on an average sized layout, 15% reduc-
tion in number of hotspot locations. The similar statistical lithography technique was
used to estimate parametric failure and electro-migration induced failures in drawn
layouts. Finally, a novel test structure based lithographic process corner identication
was presented. We showed how inherent variations in the lithographic process can
be utilized to eectively identify the current process corner during the manufacturing
test stage. This idea is completely novel and has been shown to be highly eective
and uses less than 0.3% of the design area.
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